fish fry
Subscribe Now

One Drone to Rule Them All

The ZANO Drone Flying High with a Little Help from xPico WiFi

Buckle your seatbelt, make sure your tray table is stowed, and be sure you’ve read our helpful in-flight safety pamphlet – because we’re taking flight! This week’s Fish Fry is about the tiniest drone this side of CES – the ZANO nano drone. My guest is Keith Chu (Lantronix) and we’re getting into the WiFi-enabled guts of this itty-bitty WiFi controlled nano drone. (Spoiler Alert: You fly it with your smart phone!) Also this week, we’re checking out a new quadcopter that would make Han Solo proud, and looking into how you can leverage the power of Simulink and MATLAB in your next SoC/FPGA design.


 

Download this episode (right click and save)

Links for February 6, 2015

Torquing Group Taps Lantronix xPico Wi-Fi Embedded IoT Enabling Solution to Help Aerial Nano Drone Fly at CES 2015

More information about Lantronix

RC Millennium Falcon – First mission video 

More Quadcopter videos from Oliver C

New Episode of Chalk Talk – Model-Based Design for Xilinx Zynq & Altera SoC Devices

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...