fish fry
Subscribe Now

Hello Rubber, Meet Road

Valencell’s Biometric Testing Takes IoT Out for a Spin

This here twin-turbo EEJournal.com podcastin’ hot rod is headed to the IoT finish line – one biometric at a time. In this week’s Fish Fry, we investigate biometric data sensors and how one company is making sure that our fitness is actually what we think it is. My guest is Valencell President Steven LeBoeuf. Steven and I are going to chat about the future of the wearable market, precision biometrics, Valencell’s new state-of-the-art sports testing lab, and a little bit about professional cartooning. Get your wearable motor runnin’ folks!


 

Download this episode (right click and save)

Links for October 17, 2014

More information about Valencell

Valencell Opens New State of the Art Sports Testing Lab to Support the Development and Validation of Highly Accurate, Precise Biometric Wearables

New Episode of Chalk Talk: 4-Channel Analog Front End Solution

Click Here to take a free survey and enter for a chance to win a MAXSANTAFEEVSYS Kit courtesy of Maxim Integrated.

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...