fish fry
Subscribe Now

FPGA Fiesta!

Lattice's iCE40 Ultra and Xilinx at
X-fest 2014

Bienvenido a Fish Fry! Welcome to this week’s field programmable Fish Frying festivities. First to join the podcastin’ party is Joy Wrigley from Lattice Semiconductor. Joy and I discuss how FPGAs are breaking into the IoT scene and why low power will make all the difference in tomorrow’s mobile designs. Joining the fun next is Barrie Mullins from Xilinx. Barrie and I chat about how Vivado is playing a bigger role in this year’s X-fest and why this conference isn’t just for FPGA designers.  


 

Download this episode (right click and save)

Links for August 1, 2014

More information about iCE40 Ultra

Lattice’s iCE40 FPGA Shipments Reach 200 Million Unit Milestone (Press Release)

More information about X-fest

Register for X-fest

Leave a Reply

featured blogs
Aug 15, 2018
Yesterday was the first of two posts about Cadence Automotive Solutions. Today we go down into the details a bit more. However, there are so many details that this will be more of a map of the landscape so you get an idea of the breadth of our technology. Each item could have...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Aug 14, 2018
Introducing the culmination of months of handwork and collaboration. The Hitchhikers Guide to PCB Design is a play off the original Douglas Adams novel and contains over 100 pages of contains......
Aug 9, 2018
In July we rolled out several new content updates to the website, as well as a brand new streamlined checkout experience. We also made some updates to the recently released FSE locator tool to make it far easier to find your local Samtec FSE. Here are the major web updates fo...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...