fish fry
Subscribe Now

X Marks the Spot

Thwarting Pirates with AI and X-fest 2014

At Attention Ye Salty Dogs! Hoist the mizzen mast, Fish Fry is ready to set sail! This week Jim Beneke comes aboard our mighty Fish Fryin’ ship to plot a course to X-Fest – the yearly how-to training sessions from Avnet and Xilinx for FPGA, DSP, SoC and embedded systems designers. Join us as we dig into X-Fest’s treasure trove of deep tech seminars, trainings, and much more. Then, in keeping with our pirateous parade, we delve into the details of a new pirate-busting radarrrr called WatchStander, and check out how artificial intelligence plays an important role in WatchStander’s modus operandi.

 

 

Download this episode (right click and save)

Links for July 11, 2014

Register for X-Fest

More information about X-Fest

More information about WatchStander

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...