fish fry
Subscribe Now

chipKITs™ and JPEGs

IP in Space and Open Source Board Buildin’

It’s time to break out the sparklers, an arc welder or two, and your best space suit – Fish Fry is here to celebrate! We’re ringing in Fish Fry’s 100th podcast episode with an ode to two of our favorite subjects: open source embedded system development and photos from from the Mars Rover. First up, Marc McComb (Microchip) introduces us to the chipKIT™ Platform. Marc and I jump feet first into the chipKIT™ platform ecosystem and check out what this open source platform is all about. Also this week, Fish Fry welcomes Nikos Zervas — COO of CAST, Inc. Nikos brings us some interesting details about how CAST IP found itself in the Mars Rover and (with the help of CAST’s JPEG Encoder IP) why our view of the Red Planet will never be the same. 

We’re giving away five PIXI kits (courtesy of Maxim Integrated Products) but you’ll have to listen to the podcast to find out how to enter to win!

Image Credit: NASA/JPL-Caltech/MSSS


 

Download this episode (right click and save)

Links for July 4, 2014

More information about the ChipKit Platform

More information about CAST Inc.

Mars Photos from Curiosity Compressed On Demand Using JPEG Encoder IP Core in MSSS Camera System (press release)

More information about Maxim’s new PIXI, 20-Port Programmable Mixed-Signal I/O

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...