fish fry
Subscribe Now

Icing on the Disty Cake

Zedboards, the New FAE, and Hello World from Space

What has your distributor done for you lately? Maybe more than you know. In this week’s Fish Fry, we look beyond the rows and rows of pieces and parts, beyond the microcontrollers and ADCs – to the softer side of distribution – to the place where the rubber meets the road but you’re not quite ready to race at Indy yet. We’re talking development boards and FAEs with Jim Beneke and Ron Moore from Avnet. Together we look into the specifics of the Zedboard and investigate the changing role of field application engineers in our engineering process. Also this week, we find out how NASA intends to address the issue of limited bandwidth from space – one laser at a time. 


 

Download this episode (right click and save)

Links for June 13, 2014

NASA Beams “Hello, World!” Video from Space via Laser (press release)

More information about OPALS

More information about the Zedboard

New Episode of Chalk Talk: Bridging MIPI Technologies with ULD FPGAs


Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...