fish fry
Subscribe Now

Plasmons With a Soft GUI Center

RTOS, Nanoelectronics and Scripted Flows

This week’s Fish Fry will not melt in your mouth or in your hand. It will not be crispety, crunchety, or peanut buttery, but it will be coated in EE Journal’s signature mixture of electronic design news, in-depth interviews, and nerdy humor. Sweetening the pot, John Carbone (Express Logic) and I dig into some of the evolving trends in embedded software development and baseball franchise loyalty. And finally, fire up your plasmon resonators for a sci-fi trip into the terahertz with the latest nanoelectronic circuit research from the National University of Singapore.

 

 

Listen to this episode

Download this episode (right click and save)

Links for May 2, 2014

More information about Express Logic 

News – Scientists in Singapore develop novel ultra-fast electrical circuits using light-generated tunneling currents

New episode of Chalk Talk – Scripted Flows in Vivado Design Suite

Leave a Reply

featured blogs
Aug 16, 2018
Usually I don't go to the last day of SEMICON West since not much happens that day. But they have got smart, and two of the most interesting sessions took place in TechXPOT (I think you pronounce that Techspot) on Thursday. In the afternoon was Scaling Every Which Way ab...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...