fish fry
Subscribe Now

Hard Hats in Place

EELive! Part 2: Safety-Critical Systems

On the heels of Michael Barr’s keynote at EELive this year – “KILLER APPS: Embedded Software’s Greatest Hit Jobs,” this week’s Fish Fry takes a closer look at embedded software for safety-critical systems. At the helm is Jim McElroy – VP at LDRA. Jim and I discuss the challenges of designing safety-critical embedded systems, and Jim explains where LDRA fits into the embedded software ecosystem. He also gives us the low down on why Boston Baked Beans get a bad wrap. (Spoiler: According to Jim, they totally deserve it.) I also give everyone a sneak peek at EE Journal’s brand new “On the Scene” video blog, and I lay out my revolutionary plans to restore the Embedded Systems Conference to its former glory. (Second Spoiler: They absolutely will not use my idea.)


 

Listen to this episode

Download this episode (right click and save)


Links for April 11, 2014

More information about LDRA

LDRA Brings Safety-Critical Expertise and Full Verification to Multicore Platforms

On the Scene: EELive 2014 Wrap up 

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...