fish fry
Subscribe Now

High Speed Converters, Nanowires, and our Smarter Life

This week’s Fish Fry is a feast of EE awesomeness but don’t just take our word for it. Pull up a chair and dig in! First, we’ll whet your appetite with some unique research from the Korea Advanced Institute of Science. We check out how a team of researchers from KAIST hope to stem the tide of counterfeit parts, one silver nanowire fingerprint at a time. Next, we toast the winners of Newark element14’s Smarter Life Challenge with Dianne Kibbey (element14). Dianne tells us about the winning projects from this years contest and gives us a tasty sneak peek into element14’s next design contest. To finish off this week’s episode, we serve up some sweet analog-to-digital conversion with high speed converters. The dinner bell is ringin’ – it’s time for Fish Fry.

 

 

Listen to this episode

Download this episode (right click and save)

Links for March 28, 2014

Whitepaper – Anti-counterfeit nanoscale fingerprints based on randomly distributed nanowires

More information about Newark element14’s Smarter Life Challenge

New Episode of Chalk Talk – High Speed Converters: What? Why? (and a little How?)

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...