fish fry
Subscribe Now

ARM Wrestling

More MIPS Less Power

Dateline: November 1st. 2013 – 11 hundred hours. Sunnyvale. California. ARMed and Dangerous. We’re in the high tech trenches – MCU’s activated, knee deep in IP, connecting to the IoT, reading from SSD, wearing our GUIs like they are going out of style, and loving every big.LITTLE minute of it. Where o’ where could we be? ARM TechCon. Of course. (Come on, like you didn’t know.) In a special ARM TechCon double header, I check out hardware and software debug with Glenn Woppman (CEO – ASSET InterTech) and open source software for ARM SoCs with Charlene Marini from ARM. Join me. 

 


Listen to this episode

Download this episode (right click and save)

Links for November 1, 2013

More information about the 2013 ARM TechCon

More information about the Linaro Conference

More information about ASSET InterTech

Recent News about ASSET InterTech

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...