fish fry
Subscribe Now

Let Your EDA Light Shine

With summer drawing to a close, what better time to journey to the land of EDA – where the C is synthesized, the constraints are random, and the living is easy. We talk with Brett Cline (Forte Design Systems) about what’s hot in C Synthesis these days, and we also check in with Steve Kinney from Nimbic. Not sure what Nimbic does? You’re in luck – we’re gonna tell you. 

Also this week, we are giving away a LaunchPad DSP Booster Pack courtesy of Newark element14. Enter today!


 

Enter to win a LaunchPad DSP Booster Pack courtesy of Newark element14


Listen to this episode

Download this episode (right click and save)


Links for September 6, 2013

More information about Forte Design Systems

More information about Nimbic

More information about the LaunchPad DSP Booster Pack

Leave a Reply

featured blogs
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 16, 2018
Usually I don't go to the last day of SEMICON West since not much happens that day. But they have got smart, and two of the most interesting sessions took place in TechXPOT (I think you pronounce that Techspot) on Thursday. In the afternoon was Scaling Every Which Way ab...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...