fish fry
Subscribe Now

Now Serving: DDR IP and BeagleBone Black

Hot off the grill and tastier than ever! In this week’s Fish Fry, we’re serving up a healthy plate of DDR IP with Bob Smith of Uniquify. Bob and I chat about your next SoC project and why Uniquify may have the perfect DDR IP to suit your design tastes. Also this week, in a second helping of Fish Fry fabulousness, we’re talking to Adrian Valenzuela about the BeagleBone Black and why you want one.

Hey and look at this week’s icing on the cake! Our nerdy giveaway is none other than the BeagleBone Black, courtesy of Newark element14. Enter to win a BeagleBone Black today!


 

Click here to enter to win a BeagleBone Black courtesy of newark element14

 

Listen to this episode

Download this episode (right click and save)

 

Links for August 30, 2013

More Information about Uniquify

More Information about the BeagleBone Black

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...