fish fry
Subscribe Now

Ultra-Low Power Strikes Again

Show me an engineer that isn’t worried about power consumption and I’ll show you a bridge I’d love to sell you. Getting the power consumption down in your designs can be a tricky dance. From the semiconductor process, to the components you choose, to the embedded software you use, just about every decision you make affects your system power. In this episode of Fish Fry, we’re talking to Gordon Hands (Director of Marketing – Lattice Semiconductor). Gordon and I chat about the world’s smallest FPGAs and what ultra-low power devices can do. Also this week, I’m talking with Alf Bogen (CMO – Energy Micro) about how Energy Micro is making a name for themselves in the low power business.

I’ve got a brand new nerdy giveaway – an NXP LPCXpresso Development Board courtesy of newark element14. Visit element14.com/fishfry to enter to win one of these super cool development boards. 

 

 

Click here to enter to win an NXP LPCXpresso Development Board courtesy of newark element14

Listen to this episode

Download this episode (right click and save)

Fish Fry Links – May 2, 2013

More Information about Lattice Semiconductor’s ECP3 Family of FPGAs

More Information about Energy Micro

More Information about this week’s Nerdy Giveaway – The NXP LPCXpresso Development Board

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...