fish fry
Subscribe Now

Three Rings of EE Fun

Black Hats, FPGAs, and GPS Spoofs

Welcome to the Big Top of EE Fun, ladies and gentlemen! We’ve got Black Hat hackers, GPS spoofers, and in the center ring, a serious FPGA heavy hitter. This week I chat with Jeff Waters (Senior VP and General Manager at Altera) about how FPGAs can differentiate your design from the next guy’s ASSP, how FPGAs are making their way into the automotive market, and what make and model Jeff would pick as his dream car.

I also have one more Altera DE0-Nano Development Kit (courtesy of Altera) to give away to one lucky listener. I’ll tell you at the end of my broadcast how you can enter to win!

Fish Fry Links – July 27, 2012

More Information about The 2012 Black Hat Conference

Press Release – White Sands tests show GPS ‘spoofing’ can be countered

Fish Fry Interview with Cryptography Research CEO Paul Kocher

Kevin Morris’ feature article Towards Silicon Convergence – Altera’s CTO Weighs In

More Information about the DE0-Nano Development Board

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...