fish fry
Subscribe Now

The Internets Are Coming! The Internets Are Coming!

It’s coming. You won’t be able to stop it. It’s like the air or maybe a series of tubes. You decide. It’s coming to a design near you (yep, maybe even the one on your lab bench right now) faster than ever before. This episode of Fish Fry is all about how you can Internet your next design… without the usual project logjam. I chat with Paul Hill (Atmel) about the evolution of the Internet of Things and how their new serial EEPROM product families with unique identifiers can ease the design process and lower the BOM cost on your next internet-enabled design.

I’ve also got an Altera DE0-Nano Development Kit (courtesy of Altera) to give away to one lucky listener. I’ll tell you at the end of my broadcast how you can enter to win!

Fish Fry Links – July 13, 2012

More Information about Atmel

More Information about the Atmel’s New Serial EEPROM Product Families with Unique Identifiers

More Information about the DE0-Nano Development Board

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...