fish fry
Subscribe Now

Sensing 3D

FPGAs and The Next Generation of Cameras

Not much could be cooler than 3D video using FPGAs, right?  Yeah, that’s what I thought too, so in this week’s Fish Fry, I chat with Niladri Roy of Lattice Semiconductor about some of the coolest video-related FPGA applications out there right now. Lattice is using FPGAs in some pretty creative ways in their new camera development kits, so if you’re into video technology, you’ll want to check out this week’s interview. 

Ready… Goggles on… Go!

Also this week, I am giving everyone another chance to win a MachXO2 Pico Development Kit courtesy of Lattice Semiconductor, but you’ll have to listen to find out how to win.

Fish Fry Links – May 4, 2012

Kevin Morris’s Article: “Kind Of A Big Deal – Xilinx Rebuilds Tools – From Scratch

More Information about MIT’s larger than life Tetris game

More Information about IKEA’s new cardboard digital camera

More Information about Lattice Semiconductor

On Demand Video about HDR60

New Chalk Talk – Power Supply Management in High-Availability Systems

New Chalk Talk – High-Reliability in FPGA Design – SEU Mitigation

More Information about the MachXO2 Pico Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Dave Kleidermacher, CTO – Green Hills Software

Robert Blake, CEO – Achronix


Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...