fish fry
Subscribe Now

One Ecosystem to Rule Them All

Altium's Innovations, Death Star BOM and Retro Games

In this week’s Fish Fry, I look at the importance of ecosystems – in today’s electronic products as well as in the tools we use as designers.  I chat with Sam Sattel of Altium – one of the most progressive companies in the industry in establishing a cloud-based ecosystem for electronic design.  We discuss the most recent innovations at Altium, including the new tools available in Altium Designer and the interesting way Altium deals with software updates.  This week I also look into the projected BOM cost for a real-life Death Star and unveil my favorite place to play retro video games.

I have another MAX V CPLD Development Kit courtesy of Altera to give away this week, but you’ll have to tune in to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Fish Fry Links – February 24, 2012

More Information about the Death Star BOM

More Information about Altium Designer

New Chalk Talk – Maximize Design Productivity With PCIe/104 FPGA/Processor

More Information about Ground Kontrol in Portland Oregon

More information about Altera’s MAX V CPLD Development Kit

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...