fish fry
Subscribe Now

DesignCon Take 2

Floating Point for FPGAs and TI’s Signal Integrity Solutions

In part two of my DesignCon 2012 coverage, I chat with Mike Parker (Altera) about FPGAs doing floating point and where he feels we are are headed in this realm. I also chat with Sanjay Gajendra (Texas Instruments) about how TI is aiming to make your multi-gigabit SerDes signal integrity issues a whole bunch easier. Also this week, I check out why the “app economy” has become a big deal in the United States and how a 9 year old girl is trumping this week’s mainstream scientific achievements.

I have another very cool MAX V CPLD Development kit (courtesy of Altera) to give away this week, but you’ll have to listen to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Links – February 10, 2012

Taking Advantage of Advances in FPGA Floating-Point IP Whitepaper

More Information about Texas Instruments’ Signal Conditioning

More Information about the “App Economy”

Best Buy SuperBowl Commercial Features App Developers

9 Year Old Student Discovers New Molecule

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...