fish fry
Subscribe Now

Everything is Fair in Love and EDA

Bruggeman Exits Cadence and Forte Makes a Claim for High Level Synthesis

In this week’s Fish Fry, I interview Sean Dart (Forte Design Systems CEO) about where he sees the future of SoC design and how high level synthesis will play a part in the years to come. 

I also try to sort through the details of John Bruggeman’s recent departure from Cadence Design Systems as Chief Marketing Officer and investigate how this shift will affect the future of Cadence’s EDA360 manifesto.

I have a DE0-Nano Development Board to give out this week, but you’ll have to tune in to find out how to win.

If you like this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – August 5, 2011

Bryon Moyer’s blog post on EDA360 

Forte Design Systems

Verific Design Automation

Time Travel Not Possible 

DE0-Nano Development Board

More Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...