fish fry
Subscribe Now

Back to the Drawing Board

Intel's New Tablet, er... Laptop and a New Day for Lattice Semiconductor

In this week’s Fish Fry, my special guest is Lattice Semiconductor’s new CEO Darin Billerbeck who has some very interesting things to say about the FPGA market and Lattice’s cultural transformation. 

And, in keeping with the Lattice theme, you’ll want to jump into the competition for this week’s awesome nerdy giveaway – a Lattice ECP3 Versa Development Kit, and as usual you’ll need to tune in to find out how to win.

Also this week, I dig into the details of the new Intel Ultrabook unveiled at Computex and try to find out why the heck other folks are calling this thing a tablet.

If you like the idea of this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – June 3, 2011

Kevin Morris’ article: Leading Lattice – Billerbeck Steers a Fresh Course

Texas Memory Systems

Lattice ECP3 Versa Development Kit 

10 thoughts on “Back to the Drawing Board”

  1. Pingback: homebasedbusiness
  2. Pingback: porno
  3. Pingback: kari satilir
  4. Pingback: Taruhan Bola
  5. Pingback: DMPK
  6. Pingback: sscn.bkn.go.id
  7. Pingback: coehuman.uodiyala

Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...