Easily Create PCIe-Based Designs for FPGAs

When implementing high-bandwidth PCI Express® (PCIe®) designs on FPGAs, success is never guaranteed. You want to spend your time creating custom logic that differentiates your design in the marketplace, not doing tedious work like manually wiring up all the components. Get your design to market faster and with less effort by using tools that free you up to complete the creative design work. These innovations will help you avoid the complexities of PCIe implementation, such as Transaction Layer Packet encoding and decoding, along with the mundane tasks of system integration like width matching, clock domain conversion, and arbitration. This way, you can dramatically shorten your FPGA design and verification cycles, meet performance requirements, and increase your overall design productivity.

Extending Transceiver Leadership at 28nm

As next-generation applications and systems continue driving up I/O bandwidth demands, transceivers are evolving to meet these requirements. The latest-generation transceivers deliver the highest data rates, at up to 28 Gbps, at the lowest power for applications such as 100 Gigabit Ethernet systems. In this 40-minute webcast, you'll get a close look at key transceiver capabilities in our 28-nm Stratix® V FPGAs.

Put 1080p High-Definition Analytics into Your IP Camera

Advanced analytics is replacing simple motion detection in surveillance cameras. See how you can get 1080p high-definition (HD) analytics in your IP camera with a single-chip video analytics solution.

Transferring High-Speed Data over Long Distances with Combined FPGA and Multichannel Optical Modules

Today’s copper-based high-speed serial interfaces can deliver data at multi-gigabit rates. Data transfer rates exceeding 100 Gbps are possible by using multiple lanes in parallel, but are limited in the distance they can travel. One approach that improves the distance is to use optical interconnects rather than copper. Altera Corporation and Avago Technologies Inc. have jointly developed a solution that combines an FPGA and optical transmitter and receiver modules into a single integrated solution that can replace copper interconnects and multiple card-edge optical transceivers.

Using Low Cost, Non-Volatile PLDs in System Applications

Power supply sequencing, voltage and current monitoring, bus bridging, voltage level translation, interface control, and temperature measurement are typical board functions found in system applications. By using a programmable-based approach instead of several discrete devices or Application Specific Standard Products (ASSPs), designers can accelerate their time-to-market, address system cost and space reduction, and ensure a high level of product differentiation.

Using Vivado with Xilinx Evaluation Boards

Learn how the board-aware features of the Vivado® Design suite can be used to quickly configure and implement designs targeting Xilinx Evaluation Boards. See how the IP Integrator presents all of the possible IP interfaces into the Board and how they can easily be configured and connected in your design. See how all of the logical and physical parameters and constraints are automatically assigned and passed to the downstream implementation tools.

Effective Version Control for Electronic Design

When it comes to our hardware engineering projects, we need to keep our design data well organized. In the software world, this is accomplished with the help of version control systems. Unfortunately, most of us don’t learn version control for hardware design. In this episode of Chalk TalkHD Amelia chats with Ben Jordan of Altium about how effective version control can help every step of the design process, enable team design, manage versions and configurations, and keep our project from spiraling out of control.

Hardware in the Loop from the MATLAB/Simulink Environment

This white paper describes the tools, design flow, and verification of systems using Altera(r) FPGAs. It discusses the techniques of software simulation and hardware testing, and the challenges associated with them. This paper also describes the advantages of using the Hardware in the Loop (HIL) tool, which is part of Altera's software tools, to simplify software simulation and hardware testing in a variety of applications.

8 Reasons to Use FPGAs in IEC 61508 Functional Safety Applications

FPGAs are increasingly replacing electronic components used for industrial applications, thus international standards like the IEC 61508 have to support these evolving technology trends if they want to keep their relevance. This white paper gives developers eight simple reasons why FPGAs should be chosen in their IEC 61508 functional safety project versus standard microcontrollers or DSPs.

Xilinx Virtex-6 FPGAs - 1.170Tbps throughput

Consuming 50% lower power and delivering 20% lower cost than the previous generation, the new family is built with the right mix of programmability, integrated blocks for DSP, memory, and connectivity support. Virtex®-6 FPGAs are in production now. What are you waiting for?

Understanding the Impact of Single Event Effects in Networking Applications

Reliability of communication is essential in networking applications. The goal of five nines (99.999%) in network availability translates to less than six minutes in downtime in a year for the entire network. Among the many impacts on system reliability are the effects of ionizing radiation on electronic circuits. This radiation can cause memory elements in electronic circuits to change state. When this happens in the configuration memory of SRAM-based FPGAs, it can cause a change in the functionality of the circuit, greatly impacting system reliability. Designers of networking applications must understand the effect of this radiation and how to reduce the risk to the network.

Vivado IP Integrator

Even the best "plug and play" IP blocks are far from fool-proof. One of the most challenging aspects of IP-based design can be getting the blocks stitched together properly, making sure you have the right version of all the IP blocks, and confirming the configuration of your whole design. In this episode of Chalk Talk, Amelia Dalton chats with Tim Vanevenhoven about the powerful correct-by-construction automation built into the IP Integrator in Vivado Design Suite from Xilinx. IP Integrator seriously raises the bar on automation of IP-based design.

Advanced Timing Exception Multicycle Path Constraints

Learn Xilinx recommendations for constraining multicycle path constraints. Understand and apply multicycle path exception constraints in your design.

Building a Custom Verification GUI with System Console

Want to know how to easily create GUI dashboards to interact with your design? Watch this new demo to learn how to: Add run-time visibility into your FPGA systems, access available run-time information using Tcl, a flexible command language, create your own custom verification tool using graphical elements such as buttons, dials, and graphs and develop solutions ranging from simple scripts to sophisticated GUI applications

Overcome Design Challenges with an Innovative IP Scalability, Integration, and Delivery Model

Intellectual property (IP) is a key component in system designs for many different end markets. This white paper explores how Altera and partner IP solutions can provide the differentiation you need for your next-generation applications. This white paper examines the feasibility of developing IP in-house or buying from a third party, and also presents Altera's innovative IP scalability, integration, and delivery model. With this model, Altera not only simplifies the process of acquiring, evaluating, testing, and integrating IP into your design, but also mitigates the risks of using third-party IP.

« Previous123456...36Next »

subscribe to our fpga newsletter

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register