Video Surveillance

In this video, Xilinx senior product line manager Joe Mallett shows how a mix of software and dedicated hardware in the Spartan allows an HD signal to be processed in real time, utilizing both VGA and QVGA formats.

Streaming Multichannel Uncompressed Video in the Broadcast Environment

Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition video streams. This white paper examines how a multichannel streaming PCIe DMA controller and other “building block” IP cores are combined within a Cyclone IV GX FPGA to support SD- and HD-SDI applications using an open-source video packet streaming-format protocol such as those used in non-linear editors, video servers, and video-capture applications.

Implementing a Cost-Effective Human-Machine Interface for Home Appliances

Traditionally, HMIs for home appliances have been composed of mechanical devices such as buttons and knobs, coupled with display indicators such as LEDs and VFDs. Today there is a massive transformation occurring throughout the home appliance and consumer device markets. As the cost of LCDs drops due to the proliferation of the technology in consumer devices, LCDs with highly interactive GUIs are being deployed as a cost-effective replacement for the HMIs currently found on most home appliances.

Intelligently Expanding Microprocessor Connectivity Using Low-cost FPGAs

Whether they be CPUs, microprocessors or microcontrollers, microprocessors are an indispensable component in modern electronic system design. However, as systems become more complex and host a wider array of features and user interfaces, system architects using mid-range microprocessors in particular typically face three key challenges connecting the microprocessor, or microprocessors, they are using to the rest of their system: implementing more than 150 general purpose I/Os (GPIO), finding cost effective solutions in the 100 to 150 GPIO range, and matching available I/O peripherals with system needs.

Practical Use of FPGAs and IP in DO-254 Compliant Systems

How can a designer use commercially available IP within a DO-254 compliant system?

Xilinx DSP Design Platforms: Simplifying the Adoption of FPGAs for DSP

The transition to FPGA-based DSP hardware from DSP processors can involve acquiring a new set of design skills and a new understanding of hardware. For developers new to FPGAs or to DSP, this change can become a significant undertaking, which adds risk to design schedules. This white paper shows how the Spartan®-6 and Virtex®-6 FPGA DSP kits are designed to ease FPGA adoption and enable algorithm and hardware developers to quickly begin developing DSP applications on Xilinx® devices.

SmartFusion2 System-on-Chip FPGAs Product Brief

Microsemi’s SmartFusion®2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM® Cortex™-M3 processor, and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most reliable and highest security programmable logic solution. SmartFusion2 offers up to 3.6X the gate density and up to 2X the performance of previous flash-based FPGA families and includes multiple memory blocks and multiply accumulate blocks for DSP processing. The 166 MHz ARM Cortex-M3 processor is enhanced with an embedded trace macrocell (ETM), memory protection unit (MPU), 8 Kbyte instruction cache, and additional peripherals, including controller area network (CAN), Gigabit Ethernet, and high speed universal serial bus (USB). High speed serial interfaces include PCI EXPRESS® (PCIe®), 10 Gbps attachment unit interface (XAUI) / XGMII extended sublayer (XGXS) plus native serialization/deserialization (SERDES) communication, while double data rate 2 (DDR2)/DDR3 memory controllers provide high speed memory interfaces.

Protium Rapid Prototyping Platform

Building a robust prototype involves a lot more than just throwing a bunch of big FPGAs on a board or in a box. In fact, success of a prototype is a lot more about the system surrounding the boards - the tools, design flow, and IP that make the whole thing come up easily and work smoothly. In this episode of Chalk Talk, Amelia Dalton talks to Juergen Jaeger of Cadence about the new Protium Rapid Prototyping Platform from Cadence, and how it can simplify your prototyping process.

System Design with Advance FPGA Timing Models

Advanced FPGAs are difficult to characterized due to their advanced process nodes, which delays the availability of final timing models until silicon characterization is completed. This paper describes the timing models available for end-user FPGA design, in advance of production FPGAs. This paper explains the development cycle of FPGAs, along with the timing models available at each stage. This paper also describes the best practices that you can use at each stage of the timing model.

World's First 28nm FPGA from Xilinx Shows Key 10Gbps SERDES Functionality

The first-ever 28nm FPGA demonstrates major design functionality within the first 48 hours, including 10Gbps eye quality.

Zynq-7000 All Programmable SoCs Deliver Unmatched Performance and Power

Xilinx Zynq®-7000 All Programmable SoC devices fuse a fast processor system (PS) based on two 1GHz ARM Cortex™-A9 MPCore processors with the industry’s fastest and most advanced 28nm programmable logic (PL) fabric, a large on-chip memory, multiple high-speed serial transceivers, numerous hardened peripheral IP cores including DDR and Flash memory controllers, and an on-chip analog-processing block that incorporates two 1Msamples/sec A/D converters. Zynq-7000 devices offer unmatched performance with low operating power.

10GBASE-KR Electrical Conformance with Virtex®-7 FPGAs

7 series FPGA GTH transceivers have achieved 100% electrical conformance to the 10GBASE-KR standard. In this video you'll see a Virtex®-7 FPGA pass the specification's receiver interference tolerance test over a 24" backplane.

Multi-Board Electrical and Thermal Co-Simulation Using PowerDC

Cadence Sigrity PowerDC allows the users to predict the correct DC voltage drop based on the operating temperature of that region of the electronic product's printed circuit board. This demo will show you how to use PowerDC to do multi-board electrical and thermal co-simulation.

Seven Steps to an Accurate Worst-Case Power Analysis Using Xilinx Power Estimator (XPE)

Power and cooling specifications for an FPGA design have to be determined early in the product’s design cycle, often even before the logic within the FPGA has been designed. An accurate worst-case power analysis early on helps you avoid the pitfalls of overdesigning or underdesigning your product’s power or cooling system

Upgrade Your Broadcast System to PCIe Gen2

For broadcast and Pro A/V applications, PCI Express (PCIe) Gen2 offers the increased bandwidth needed to support the move to 1080p60 content and enables video applications to follow the IT industry’s transition to the new standard. This webcast discusses Altera’s 4-channel solution for bridging 3G Triple-Rate SDI to PCIe Gen2.

« Previous123456...37Next »

subscribe to our fpga newsletter

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register