5
replies

Tabula Nada

As far as I know, the Tabula devices never stacked "layers of circuits vertically". I think that the author misunderstood the use of the Intel "22nm process with 3D Tri-Gate transistors" which is more commonly referred to now as 22nm FinFET.

There wer…

1
replies

More IoT Standards

Which of these standards do you see as most likely to have a major impact on the IoT?

2
replies

When Smaller is Better

next steady jelly bean logic market migration that systems engineers use ... the migration from ttl, to lsttl, to PAL's, to GAL's, to CPLD, to [...], and finally to cheap small low voltage FPGA's

Now if they were actually on the shelf at Digikey or Mou…

2
replies

Architecture Matters: Three Architectural Insights for SoC FPGAs

For the LMbench memory benchmark tests, the latest Linux kernels were used at the time the benchmark was taken. The tests were run “out-of-the-box” with no optimizations on either system.

For the L2 cache controller, there are different implementat…

1
replies

A Flat-Earth Memory

Do you think this is a useful approach to creating high-performance flexible electronics?

1
replies

Mimicking Touch

What other ways do you know of to fake out our sense of touch for haptic use?

3
replies

DIY Clocks

I wouldn't say it's "sloppy" in the conventional sense. Anything with a finite Q - including crystals - has some slop. As far as I know, the Q of high-quality MEMS actually competes well with crystal.

Sand 9 would point to some issues that crystal has…

1
replies

Verifying Your Awesomeness

I would ask the question: what is it that you are verifying?

Digital stuff is all representable as FSMs and it should be possible to make that run fast in simulation and formally verify that the implementation is correct. However, there are lots of ana…

3
replies

2014 Letdown

Mike
Just shows I have probably been around too long. I meant to type ST. But the back of my mind was SGS Thomson. How long ago did they change the name? Just checked- only 17 years ago

1
replies

EDA for SETs

What do you think of this algorithmic approach to fitting logic into single-electron transistor fabrics?

subscribe to our embedded newsletter


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register