The New Silicon Productivity Gap

One Clue: It’s Not Silicon

by Bryon Moyer

Scaling is a wonderful thing. As we’ve been able to put more and more transistors in less and less space, all we have to do is plot the magnificence of the single-chip mega-widgetry we’ll be able to create in the years to come, and the prospects get our salivary glands going.

So, flush with the promise of the upcoming grandeur of things to be, we march on with visions of digital sugarplums dancing in our heads. Until one of those annoying guys in the meeting – you know, the one who’s always trying to toss some reality into the discussion?


Revitalizing the Chip Startup Environment

Part 2: The role of ESL and Verification

by Peter Gasperini (Markonix) and Qasim Shami (Comira Solutions)

[Editor’s note: this is the second in a series of articles on revitalizing the chip environment in Silicon Valley. You can find the first article here.]

One of the central tenets of the Lean Chip Startup (LCS) model is frequently executed rapid hypothesis testing to ensure that a minimum viable product is developed – a product that has all the necessary features and capabilities (and nothing superfluous) to meet the requirements of 80% of the mainstream customer base.


MIPS Plants a New Family Tree

“Aptiv” Line of Processors: the Start of a New Generation

by Jim Turley

Blame BMW. Or maybe Sears, Roebuck & Co. The trend of classifying all your products into clearly defined low, middle, and high ranges has now extended its grasp to MIPS Technologies.

Carmakers figured out a long time ago that it would help sell cars if consumers could keep all the confusing model numbers straight. Thus, General Motors had its Chevrolet brand (low end), its Buicks (midrange), and its Cadillacs (high end). That branding strategy served the company quite well, even when all three cars were actually the same vehicle with different hood ornaments.


The Process of Process Tracking

Satin Attempts to Corral a Recalcitrant Beast

by Bryon Moyer

Want to scare an engineer? There’s an easy weapon out there. And it consists of only one word.


Process is supposed to mean that a company has a formula, that they have a way of doing things that works, and that it’s repeatable, and – most importantly – that it’s a feature of the company, not some individual that works there. That means the process survives even when key people are no longer working there.


Springtime in the SoC

Audio IP, Static Analysis and Board Member Switch-a-roo

by Amelia Dalton

In honor of the Design Automation Conference that is less than a month away, I take a little foray into the mysterious land of tools. First up, I chat with Henk Hamoen (Synopsys) about how Synopsys is working its way into audio IP, and then it's an interview with Mark Zarins of GrammaTech about static code analysis and why your level of comfort in dealing with abstraction is important to them. Finally, I have a special “News You May Have Missed" segment about some recent rumblings on the Mentor Graphics Board of Directors.


An EDA Foil Hat

iROC Attacks Cosmic Attacks

by Bryon Moyer

We are all under attack. Don’t bother hiding the kids; there is no escape. Well, not much, anyway. A foil hat won’t be enough to protect them, and they’d be totally abused at school in a full-body foil outfit.

This constant bombardment isn’t news; it’s the familiar neutron (amongst other particles) assault that comes from space or the materials around us. And it’s just waiting to mess up the system you designed.


Power When You Need It

Aldec Harnesses Massive Server Capacity

by Kevin Morris

Warning! We are going to say the “C” word in this article. If you can’t take it, just stop reading now and save yourself a lot of heartache and grief. We know a lot of you are sensitive on this topic and have deep-rooted emotional issues about it. Our advice is to seek professional counseling.

For those of you who are less delicate (we assume you’re still reading), we proudly present a system that has the potential to accelerate your design verification efforts beyond anything you could currently achieve. You know how it goes. You do your initial debugging just fine with your local copy of your favorite HDL simulator, but then you reach a point in your project where you need to crank some serious vectors through that bad boy. That’s when it gets tricky.


Verifying Today’s SoCs Requires a New Approach

by Thomas L. Anderson (Breker)

As is well known, the system-on-chip (SoC) verification problem grows faster than design size, so it takes more time and effort to verify a complete SoC than an individual IP block. However, the problems with SoC verification are deeper than just the increase in size.

The biggest new wrinkle introduced by today’s large multicore SoC is the greater number of shared resources, sometimes called “points of convergence” by verification engineers.


Kind Of A Big Deal

Xilinx Rebuilds Tools - From Scratch

by Kevin Morris

Let’s just start by saying that this is really a big deal.

I could come up with a lot of impressive numbers and comparisons to dazzle you with the size of the project Xilinx just publicly disclosed (although it’s been one of the worst-kept secrets in the FPGA market). In fact, Xilinx offered some sound bites to us right away - like “500 man-years of engineering effort.”

But that just doesn’t even begin to capture the scope of it.


I Can Has Roadmap?

The Common Platform Alliance Goes to 14 nm and Beyond

by Bryon Moyer

It’s a fine marketing line: pick a strong, simple message and reinforce it without smashing it into your prospect’s face. You want to direct someone’s actions without them feeling like they’re being directed.

Most conferences have a cacophony of messages. I’ve been asked many times, “What are you seeing at [name your conference here]?” and I’m sometimes stumped for an answer because I’m seeing so many different things. Of course, most conferences are put on by organizations whose stake is simply in putting on a conference, so the messages really come from the exhibitors or presenters, and attempts by the organizer to unify a theme seem lackluster at best.


Revitalizing the Chip Startup Environment

by Peter Gasperini (Markonix) and Oasim Shami (Comira Solutions)

Revitalizing the Chip Startup Environment One of today’s biggest Silicon Valley gripes is the evaporation of venture capital (VC) funding for chip startups. Since the dotcom bust, consumer application-driven silicon innovation has been reduced to a relentless chase after Moore’s Law – improving power, cost and speed for incremental multimedia and wireless enhancements in a race down the consumer product generational roadmap to Inventiveness Oblivion.

With 40+ years combined founding and joining startups and working for giant chip and systems companies, the authors have seen Valley booms and “game changer” technologies come and go. Now, though, industry veterans feel Silicon Valley isn’t re-evolving, but dying.


Staring Down Giants

Achronix Introduces New 22nm FPGAs

by Kevin Morris

It takes a lot of guts to go head to head with an established industry leader. It takes even more guts to go up against an established duopoly - directly in their most heavily fortified markets. Fighting against one giant is tricky. You have to look carefully to find a vulnerable spot and put all your energy into exploiting that vulnerability. Fighting against two different giants is a whole 'nother ballgame. What works against one opponent may not work against the other - and giants tend to be big and heavy. You don't want to get squished between them.


The End of Seeing Is Believing

by Bryon Moyer

IC patterning is becoming harder and harder to visualize. And I mean that quite literally. When you glaze pottery, you apply some chemical that likely looks nothing like the final outcome, trusting that, in the heat of the kiln, the necessary alchemy will render the proper final color. Even though you couldn’t see that ahead of time. Likewise, with some upcoming silicon technologies, you will no longer be able to visualize IC patterning by looking at masks.

Mask design used to be literal. You took this material called rubylith and cut out the geometries needed to implement your circuit. You took a picture of that and shrank it down into a mask. No, I’m not old enough to remember this. Barely.


The Long ARM of Intel

by Amelia Dalton

In this week's Fish Fry, I look at Intel's ever-expanding reach into the world of electronic design. I interview Jarrod Siket about Netronome's collaboration with Intel and I also investigate the recent announcement that Intel and Xilinx will be funding R&D at EDA startup Oasys Design Systems. This week I also chat with Tom DeSchutter of Synopsys about what ARM's big.LITTLE is all about and how software can help with energy efficiency in mobile designs.


Breaking the System

Good Pieces Don’t Always Make a Good Whole

by Bryon Moyer

It’s seductive logic. If the pieces are good, then the whole, which is but an assemblage of known-good pieces, must be good.

I used that same logic as a kid. Orange juice is good; Cheerios are good. Ergo, using orange juice instead of milk should provide a delicious breakfast.

Wrong. That was a lesson I remember to this day. I could never quite put my finger on exactly why those two things didn’t work together – there was no obvious reason; they just didn’t.

subscribe to our eda newsletter

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register