Sensors Awaken an EDA Giant

Synopsys Announces a Sensor Subsystem

by Bryon Moyer

There’s a scramble afoot as sensor and silicon and software and system folks try to jockey over the best way to implement and integrate sensors into a broad range of devices. You’ve got:

- Folks making sensors

- Folks making micro-controllers that can run sensor-related software

- Folks integrating sensors and micro-controllers together

- Folks integrating multiple sensors together in a single package, possibly with a micro-controller as well

- System guys controlling sensors via the AP in an SoC

- System guys including a sensor hub of some sort in an SoC


Let Your EDA Light Shine

by Amelia Dalton

With summer drawing to a close, what better time to journey to the land of EDA - where the C is synthesized, the constraints are random, and the living is easy. We talk with Brett Cline (Forte Design Systems) about what's hot in C Synthesis these days, and we also check in with Steve Kinney from Nimbic. Not sure what Nimbic does? You're in luck - we're gonna tell you.


Going Global

Zuken Expands Scope and Reach

by Kevin Morris

Most of us have heard of Zuken. They have always been one of the quiet companies who made PCB layout software - and who was not Mentor or Cadence. If we decided to upgrade our board design capabilities, they were on the list of suppliers we'd consider. Nothing about Zuken particularly grabbed our attention other than the assumption that they could help us bring some order to blank FR4 just as well as the next guy.

In Japan, however, Zuken was certainly not just one of the pack. In Japan, Zuken has had dominant market share for years. If you designed boards in Japan and used anything else, you just might be eyed with some suspicion. Zuken was founded in 1976 and has over a thousand employees worldwide, so they're hardly a new kid on the block, and they are a substantial EDA company by any measure. Being headquartered in Japan, however (and listed on the Tokyo Stock Exchange), they don't show up on radar quite the same way as most of the rest of the EDA industry.


Formal: It’s Still Hard

Oski Discusses End-to-End Block Verification

by Bryon Moyer

Formal verification has had a rough go over the years. It came onto the scene with tons of promise, and that promise remains, to some extent, promise. It’s hard to argue against the possibility of taking a spec and a circuit, pushing a button, and watching while some tool provides proof that the circuit is correct.

And watching… and watching… and, well, yeah, that’s where the problems cropped up. Waiting for an answer to some of these problems, if not done carefully, can require suspended animation so that you can be reawakened in some future year or century when the calculation is complete.


Big Board Blowout

The State of the Prototyping Game

by Kevin Morris

As FPGAs have gotten larger and larger, the target audience for the biggest, baddest devices has grown smaller and smaller. These days, the audience has pretty much dwindled to a single group - those using FPGAs to prototype even larger systems. Engineering teams designing the biggest, most complicated SoCs need as many gates worth of prototyping as they can get - and the people developing software for those systems need to start well before the actual hardware is working.

The FPGAs for this type of work come almost exclusively from Xilinx and Altera. On the Xilinx side, the flagship is the gargantuan Virtex-7 2000T, a 6.8 billion (yep, with a B) transistor device with two million 4-input LUT equivalent cells. The device achieves its size by 2.5D interposer-based packaging (it’s actually 4 FPGA chips interconnected on a silicon interposer) using what Xilinx calls “Stacked Silicon Interconnect (SSI)” Technology. Altera’s biggest current prototyping-targeted device is the Stratix V E - which packs a respectable 1M equivalent 4-input LUTs on a monolithic device. Not content to have the second-biggest chip in town, however, Altera has already announced a 4-million cell device in their upcoming Intel-fabbed 14nm FinFET-based device.


Microfluidics and FPGA Verification

Tools to Make Life Better

by Amelia Dalton

This week's Fish Fry is about tools. Not just any kind of tools - tools that can make your life better, your health stronger, and your job a little easier. First up, we check out how a team of researchers from MIT hopes to stem the tide of malaria with a new prototype device that can recognize the electrical properties of infected cells. Next, we chat with Shakeel Jeeawoody from Blue Pearl Software about how their tools can simplify the debug of your next FPGA design.


Pro-Strength Tools

Do Commercial FPGA Tools Still Make Sense?

by Kevin Morris

We’ve talked a lot in these pages over the last decade about FPGA design tools. If you’ve been following along in your readers, you know that there has been a big question mark over the commercial EDA industry as far as going after the FPGA design market. The question mark is there for good reason. The two dominant FPGA companies, Xilinx and Altera, have each made huge investments in proprietary FPGA design tools. And, while they have always made a bit of a show of partnering with commercial EDA vendors, they have competed so vigorously (particularly on price) with any third-party EDA attempt to crack into the core of their design flows that most EDA companies have kept a cautious distance from the FPGA market.

It’s easy to understand a lack of enthusiasm for FPGA from the point of view of the big EDA companies. If FPGA vendors are going to provide tools that compete with yours for - nearly free, why would you invest a lot building top-notch FPGA tools? It could be very difficult to recoup your investment. And, the company you’re relying on as a partner to build and test your tools is also your biggest competitor.


Avoiding the SoC Verification Iceberg

by Thomas L. Anderson, Breker Verification Systems

It is a truth universally acknowledged, that an SoC in possession of well-verified IP, must be ready for tape-out. With due apologies to Jane Austen, this “truth” is more fantasy than fact. Of course, the IP components that make up a system-on-chip (SoC), whether from internal or external sources, must be thoroughly verified. However, this does not imply that simply plugging together well-verified IP will yield a functionally correct SoC. The “stitch and ship” approach introduces serious risks to an SoC project that can only be mitigated by a commitment to true system-level verification.

Too many SoC projects perform minimal verification on the complete chip. Verifying that each IP has been “stitched” in correctly is usually the first step. Formal analysis can be 100% effective at verifying IP and chip I/O connectivity. Unfortunately, most SoC teams do not go much further. Usually, they create a minimal testbench compliant with the Universal Verification Methodology (UVM) standard and run some basic tests –– confirming that a key IP block can read and write from memory or chip I/O pins, for example.


Software Is In Style

New C-Level SoC Verification Options

by Bryon Moyer

System-on-chip (SoC) verification is dominated by hardware verification languages and methodologies. Because you’re verifying hardware. Duh.

But, by definition, SoCs have processors that will run software. And that software represents a higher-level source of stimulation and observation for testing how well the IP blocks that make up the SoC work together.

It’s called software-driven verification, and we’ve looked at the concept before, both at the basic level and in more detail, via Breker’s solution. The former conceptually covers issues common to anyone trying to address this space, while the latter focuses more specifically on how one particular company tries to solve it.


Looping the Law

Feedback Drives Design Evolution

by Kevin Morris

Moore’s Law tells us that we should be able to double the number of transistors on a chip every couple of years. And, for about five decades, that has held mostly true. There are corollaries to Moore’s Law (that we have conveniently retrofitted as the years have passed) that say we should get some proportional increase in speed and improvement in power consumption as well. But, still considering all that, Moore’s Law is mainly about lithography - we can print things smaller and smaller on silicon, and we get lots of great benefits when we do.

Nothing in Moore’s Law says we’ll be able to do anything useful with all those transistors, however. It’s up to us, as engineers, to figure out how to take advantage of the bounty that Moore’s Law is giving us. At first, it was pretty easy. It didn’t take a lot of imagination or design savvy to get a few dozen, a few hundred, or even a few thousand transistors to work in concert doing something useful and interesting. As we got into the tens and hundreds of thousands, millions, and billions, however, engineering productivity became a serious problem - a serious problem, which, of course, gave birth to the EDA industry.


Cloudy with a Chance of EDA

FPGAs and Design Automation in the Cloud

by Amelia Dalton

Fish Fry heads into the cloud this week. We talk with two different CEOs from two different EDA companies about how their forays into the cloud set them apart from the rest of the EDA pack and promise to make our design lives a whole lot easier. With Dr. Raik Brinkmann (CEO - OneSpin Solutions) we discuss OneSpin's formal verification tool suite and how it works in the cloud, and why Raik thinks karate and engineering have a lot in common. We also chat with Harn Ng (CEO - Plunify) about how this Singapore-based EDA company is looking to revolutionize the FPGA design process.


A Tiny Pocket of Space

The Science of a Miniscule Sample

by Bryon Moyer

Verification is the science (and art) of asking the question, “What could possibly go wrong?”

If you’ve done a good job – you think – then you would expect that the answer would be, well, not very many things. If you start musing a bit harder, you might come up with some scenarios you hadn’t initially thought of. And, depressingly, the more you think about it, the more problems you can probably come up with.

It’s one thing to identify all the things that could go right or wrong in a design; it’s yet another to itemize all of the conditions leading to those good or bad outcomes, especially when it comes to a full SoC (which, mercifully, isn’t done all by you, which means there are other people you can point to if things go awry). But, in a wide-ranging discussion with Breker’s CEO Adnan Hamid, we discussed the scope of the problem – especially when taking a high-level system view.


Weighing UltraScale

Xilinx Announces New Architecture

by Kevin Morris

In the ongoing marketing battle to see who can out-confuse the competition, Xilinx has just fired an impressive salvo. Strapped safely into the cockpit of a superlative-laden press release is an announcement of what the company is calling the “UltraScale” architecture. We would say “new FPGA architecture,” but apparently it isn’t cool to make FPGAs any more. You see, Xilinx is now in the “All Programmable” device business.

Xilinx and archrival Altera have been waging a war of words lately. But, before we whip out the hypesaw and try to slog our way through the formidable layers of marketing bluster and misdirection to find what’s actually cool in this announcement (and hang in there, because there actually is some very high-quality real content buried deep in the core of this fluffball), let’s review the current state of marketing spin in the programmable logic industry:


ECO Systems

When You Need to Make That One Last Tweak

by Bryon Moyer

OK people, let’s do this. I called this meeting because we have a problem. I know, you might think that tales of what goes on here might not make it out to the golf course and into my ear, but I hear things, OK? And sometimes I don’t like what I hear.

Lately I hear that your designs have been delayed because you keep finding things to change at the last minute. That tells me you’re being sloppy. If you did your verification right up front, you shouldn’t need last-minute changes, right? Am I right?

I’ve also heard that some of you blame marketing for tossing in last-minute feature requests after you’ve completed place and route.


Up in ARMs

Processor Optimized IP and Your Next Design

by Amelia Dalton

Fish Fry is physical this week. Yep, we're flexing our SoCs and pulling on our semicodunctor spandex. We may not be running the next design marathon, but we are diving into the world of physical IP. We're talking to Dipesh Patel (ARM) about processor optimization and how ARM is packing a serious punch with their POP IP. Also this week, we're revealing why you don’t have to choose between strictly analog or digital power supplies.

subscribe to our eda newsletter

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register