Get to Market Faster with Modular Circuit Design

by Craig Armenti, Zuken USA, Inc.

The concept of designing, validating and then reusing functional blocks in integrated circuits (ICs) has been entrenched in the electronics industry for decades. Software development has a similar model utilizing libraries of common function calls or objects. However, the concept of reusing printed circuit board (PCB) modules is much less common. Reusing PCB modules for common or commodity functions offers considerable advantages, for example avoiding potential signal integrity or thermal problems, by utilizing circuit data whose performance has been proven in previous generations of products. The key to successful modular circuit design is a data management system that can store and control access to modular reusable blocks, manage information that is critical to design reuse, such as the layer structure of a routed block, and interface easily with the circuit design software. The end result is a reduction in time during schematic capture and PCB design, along with fewer design errors, making it possible to bring quality products to market faster.  Read More


latest news

January 22, 2015

Synopsys' Silicon-Proven DesignWare HDMI IP Receives HDMI 2.0 Certification

Keysight Technologies Introduces Industry’s First Adjustable and Integrated Intersymbol Interference Capability in a BERT

January 21, 2015

UMC and Cadence Collaborate to Deliver 28nm Design Reference Flow for ARM Cortex-A7 MPCore-based SoC

Synopsys Expands Memory Verification IP Portfolio with UFS, UniPro and eMMC to Accelerate Verification Closure for Mobile Designs

January 19, 2015

Aldec Delivers Unprecedented Scalability and Verification Acceleration with the Latest Release of HES-DVM™

January 15, 2015

Rockchip Achieves First-Pass Silicon Success with Synopsys DesignWare IP Portfolio

January 14, 2015

Byte Paradigm announces 'Yugo Systems' solutions dedicated to FPGA Debug.

January 12, 2015

Keysight Technologies Expands Use of its FPGA Development Kit for Full Range of High-Speed Digitizers

January 09, 2015

Keysight Technologies Introduces First Mainstream Oscilloscopes with Capacitive Touch Screens, Zone Triggering

January 08, 2015

INLYNK Software partners up with Octopart and Altium and to introduce Optymo 4.3

January 07, 2015

Keysight Technologies Introduces Oscilloscope Compliance Test Application for Characterizing LPDDR4 Designs

PLS’ Universal Debug Engine 4.4 simplifies testing and debugging highly complex heterogeneous multicore SoCs

December 18, 2014

Real Intent Joins IEEE P2415™ Unified Hardware Abstraction and Layer Working Group

December 17, 2014

GLOBALFOUNDRIES and Cadence Deliver First SoC Enablement Solution Featuring ARM Cortex-A17 Processor in 28nm-SLP Process

Altium Announces Expanded Benefits to Subscription Customers

EDA News Archive

Verifying Your Awesomeness

The Mire of Modern System Verification

by Kevin Morris

EDA for SETs

A Flavor of Single-Electron Transistor Algorithms

by Bryon Moyer

2014 Letdown

Have We Lost The "Wow" Factor?

by Dick Selwood

Electronic Design - Yesterday, Today, and Tomorrow

An In-Depth Interview with Kevin Morris

by Amelia Dalton

Instruments for the Black-Turtleneck Crowd

Saleae Logic Analyzer is a New Take on Lab Equipment

by Jim Turley

EDA Article Archive

 

Editors' Blog

Calypto Refreshes HLS

posted by Bryon Moyer

Catapult 8 helps bridge the transition from RTL-level design to HLS-level design. (14-Jan)

BSIMProPlus Gets a Makeover

posted by Bryon Moyer

ProPlus has revamped their flagship simulation tool, unifying the environment and giving it a new coat of GUI. (7-Jan)

Beefed-Up Sensor Subsystem

posted by Bryon Moyer

Synopsys has updated the DesignWare subsystem that they debuted last year. (17-Dec)

On the Scene: Almost-Instant Semi Quotes with eSilicon

posted by Amelia Dalton

Good night red tape. Online Semi quotes made easy with eSilicon (8-Dec)

Verdi: Not Just for Debug Anymore

posted by Bryon Moyer

Synopsys is leveraging Verdi for things that aren’t debug. Like verification planning. (25-Nov)

EDA Editors' Blog Archive

forum

Verifying Your Awesomeness

Posted on 01/24/15 at 1:38 AM by Kev

Kev
I would ask the question: what is it that you are verifying?

Digital stuff is all representable as FSMs and it should be possible to make that run fast in simulation and formally verify that the implementation is correct. However, there are lots of ana…

2014 Letdown

Posted on 01/19/15 at 1:21 PM by Dick Selwood

Dick Selwood
Mike
Just shows I have probably been around too long. I meant to type ST. But the back of my mind was SGS Thomson. How long ago did they change the name? Just checked- only 17 years ago

EDA for SETs

Posted on 01/19/15 at 9:26 AM by bmoyer

bmoyer
What do you think of this algorithmic approach to fitting logic into single-electron transistor fabrics?

EDA Forum Archive

subscribe to our eda newsletter



On Demand

Lower BOM Cost, Use 32-bit Wide LPDDR4 in Consumer Applications

New LPDDR4 Standard Features

What’s New in Capture 16.6

PSpice Modeling

From Simulation to Emulation – A Fully Reusable UVM Framework

Power-Aware Verification in Mixed-Signal Simulation

The Vault

What is Electrically Aware Design?

Increase FPGA Performance with Enhanced Capabilities of Synplify Pro & Premier

Physically Aware Synthesis Techniques to Lower Power, Improve Timing, Congestion & Correlation

Abstract and Conquer: A New Alternative to Hierarchical Timing Analysis

PADS VX: Redefining Productivity

Integrating Electronic Design Analysis Upstream, Downstream, and Sideways

Vivado In-System Debug

Design Control, Data & Comparison with PADS Design Archive

Protium Rapid Prototyping Platform

Static Timing Analysis and Constraint Validation

Scripted Flows in Vivado Design Suite

Vivado Design Suite: Integrated Design Environment

EDA On Demand Archive


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register