chalk talk
Subscribe to EE Journal Daily Newsletter

Synplify FPGA Synthesis

Today’s FPGAs demand a lot from your design tool environment, particularly when it comes to synthesis. With larger designs, more third-party IP, globally-distributed design teams, and increasing performance and power challenges, the demands on synthesis technology are greater than ever. In this episode of Chalk Talk, Amelia Dalton chats with Joe Mallett of Synopsys about the latest generation of Synopsys Synplify FPGA design tools.

Click here to download a free white paper entitled: Rapid FPGA Development Demands Distributed Synthesis Across Server Farms

Leave a Reply

featured blogs
Oct 18, 2017
In this week's Whiteboard Wednesdays, the second in a three-part series, Scott Jacobson discuses the drivers that are changing the requirements for automotive memory models. (Please visit the site to view this video)...
Oct 17, 2017
Everyone loves a good book. From Shakespearean classics to more modern-day masterpieces, a solid story can leave a lasting impression. While the VITA family of standards isn’t necessarily a book, it does have a rich history with a large impact.  As we learned in a prev...
Sep 12, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try...
Sep 29, 2017
Our existing customers ask us some pretty big questions: “How can this technology implement a step-change in my specific process? How can Speedcore IP be integrated in my SoC? How can you increase the performance of my ASIC?” We revel in answering such questions. Ho...