chalk talk
Subscribe to EE Journal Daily Newsletter
4 + 5 =

Top 10 Reasons Real Signal Integrity Engineers Demand Power-Aware SI Technology

Signal Integrity analysis that doesn’t consider power effects can set you up for some dangerous problems. Ground bounce and other effects can cause problems that normal SI tools won’t detect. In this episode of Chalk Talk, Amelia Dalton discusses power-aware signal integrity analysis with Brad Griffin of Cadence Design Systems. You’ll want to watch to see what your SI tool may have been missing.

Click here to download a technical paper entitled “Addressing the “Power-Aware” Challenges of Memory Interface Designs.”

 

Leave a Reply

featured blogs
Dec 15, 2017
In my post about Silexica ( Silexica: Mastering Multicore ) I said that I like to use planes as an analogy for cores in a multi-core system. As I said there: They haven't got appreciably faster but you can have lots of them. If you want to transport 10,000 people from Lo...
Dec 15, 2017
FPGA system designers have no shortage of FPGA options for their next-gen end market solution. Xilinx continues to expand their UltraScale+ families. Intel PSG/Altera will ramp Arria 10 and Stratix 10 solutions well in to 2018. New FPGA products require a new generation of FP...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...