chalk talk
Subscribe to EE Journal Daily Newsletter
4 + 7 =

What is Design Security in a Mainstream SoC?

Do you worry about security in your FPGA design? Are there bad guys out there trying to take advantage of security holes in your electronic designs? What can we do to stop them? In this episode of Chalk Talk, Amelia chats with Tim Morin (Microsemi) about the practical aspects of security in mainstream SoC FPGAs – what threats are out there and what we can all do to help keep the bad guys at bay.

Click here to Learn How Easy it is to Secure your Design from Theft

Click the link below to download a free whitepaper entitled “Strategies for Design and Data Security”.

Click here to Learn How Easy it is to Secure your Design from Theft

12 thoughts on “What is Design Security in a Mainstream SoC?”

  1. Mbartel – We have not experienced the issues you expressed. This may be due to your internet connection or your browser. Try reloading the video and please let us know if you experience any further issues.

    Thanks, Amelia

  2. Pingback: binaural
  3. Pingback: geld verdienen
  4. Pingback: SHH Pools
  5. Pingback: DMPK Services
  6. Pingback: TS Escorts
  7. Pingback: iraqi coehuman

Leave a Reply

featured blogs
Dec 13, 2017
OK, that wins the prize for best title of a presentation in the recent RISC-V workshop, or pretty much any workshop. I couldn't resist using it aa a title for this post. Can you say click-bait? You'll have to read almost to the end to find out about RISC-V chickens....
Dec 12, 2017
Samtec is expanding its line of ExaMAX® high speed backplane connectors. The new system is a direct mate orthogonal (DMO) configuration. These products were recently on display at SC17 in Denver. In the video above, Jonathan Sprigler, Samtec’s Backplane Product Manager...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...