In today’s electronic design world, analog is an increasingly important part of just about everything we do. A lot of FPGA designers, growing up in an all-digital world, have developed a bias towards digital design – we call it “digotry”. Well, there is really no place for “digotry” anymore. Luckily, Xilinx is helping us stamp out “digotry” with their exciting new Agile Mixed Signal capability. In this episode of Chalk TalkHD Amelia chats with Steve Logan (Xilinx ) and they’re going to tell you all about Agile Mixed Signal, and how it can dramatically improve the capabilities of your next FPGA design.
Click the link below to download a user guide entitled “AMS101 Evaluation Card User Guide”.
pls im just starting fpga. Iv been doing lot of embedded systems using pic microcontrollers. How do i go from here* thanks
#############################################
Hier ist noch ein Hint for Triggern u. Tracen.
Advanced Signal Tracing in DVE
Link:
https://www.youtube.com/watch?v=8AV_ZTUk_aE
############
Greetings Holger.
Tip(#1):
Xilinx EDK Tutorial – Using the Base System Builder Wizard – Part 1
https://www.youtube.com/watch?v=STGiqlBRVms
### bis…Tutorial #3 Wizard Part 1,2,3.–> Folder: “Pcores”,”Data”,”Driver”.
Greetings Holger.
MIG Memory –>use a “IP Coregen” –|> Pearl Script für import ucf net to myucf+ add it
finaly to sub-folder system.ucf
https://www.youtube.com/watch?v=pH4g9bIKi2g&list=PL5126581F05CA46E3
Greetings Holger.