Subscribe to EE Journal Daily Newsletter
5 + 9 =

Profiteering from Spectre and Meltdown

OK, I’ve got to say something. Within the past week, I’ve seen numerous examples of companies trying to profiteer from the panic surrounding Spectre and Meltdown – and generating even more panic in the process. In my view, this is unethical and irresponsible. As engineers, this kind of corporate behavior damages public trust in our profession, in our work, and in us personally. We have to do all … Read More → "Profiteering from Spectre and Meltdown"

Hardware Bugs Afflict Nearly All CPUs

“Is this going to be a standup fight, sir, or another bug hunt?” – PFC Hudson, Aliens

Here’s the tl;dr: A pair of separate but related hardware bugs afflict almost all ARM and x86 processors made over the past ten years, and sometimes far longer. Both bugs have lain dormant for all that time, meaning nearly every PC, server, cell phone, and cloud service … Read More → "Hardware Bugs Afflict Nearly All CPUs"

Crossing the Reconfigurable Computing Chasm

In 1960, Gerald Estrin presented “Organization of computer systems: the fixed plus variable structure computer” at the western joint IRE-AIEE-ACM computer conference. His abstract reads in part: “…a growing number of important problems have been recorded which are not practicably computable by existing systems. These latter problems have provided the incentive for the present development of several large scale digital computers with the goal of one or two orders of … Read More → "Crossing the Reconfigurable Computing Chasm"

Playing the Game; Gaming the Play

“It’s a whole new world every time you start.” – Jennifer Hale

It will come as no surprise to anyone who’s visited Disneyland (excuse me, the “Disneyland Resort Theme Park”) that having fun is big business. The price of admission starts at $97.00 for the “value” ticket (midweek, rainy season), and climbs rapidly from there.

It’s just as expensive to sit at … Read More → "Playing the Game; Gaming the Play"

The Biggest SoC/FPGAs

In the decades-long battle between Altera (now part of Intel) and Xilinx, no title has been more hotly contested than “Ours is Biggest.” Way back in the days when real LUTs had 4 inputs, FPGA companies resorted to measuring their density with “system gates” in order to obscure the pathetically small (at the time) amount of logic that could actually be implemented in the programmable … Read More → "The Biggest SoC/FPGAs"

January 16, 2018
January 12, 2018
January 9, 2018
January 8, 2018
January 4, 2018
December 14, 2017
December 7, 2017
November 28, 2017
November 20, 2017
November 17, 2017
November 16, 2017
November 15, 2017
November 7, 2017
November 3, 2017
November 2, 2017
October 27, 2017
October 23, 2017
October 19, 2017
October 17, 2017
October 10, 2017
October 9, 2017
featured blogs
Jan 18, 2018
Many system designers have been working with DDR4 RAM components in the past couple years and using them in system designs. With product demands of increasing performance and decreasing power budget, expectations for faster memory devices never stop. In 2013, even before DDR4...
Jan 17, 2018
We often take for granted the dual 12-megapixel camera collecting dust on the back of our smartphones or the fact that almost any building we enter has a sign reading “Smile, you’re on camera!”.  Cameras have gone from a mysterious “stealer of souls&...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 17, 2018
In the last post, I discussed cavitation in a nozzle.  For this edition, I will discuss the phenomenon of cavitation during an external flow scenario. We looked at the definition of cavitation in the previous blog which in summary is: When the local pressure at some point i...