editor's blog
Subscribe Now

Write Once, Read Many

When a foundry prepares a process for a designer to use, it’s got to communicate how that process works and how it can be used. Which has to be couched in terms that an EDA tool can use.

Problem is, each foundry has its parameters and such, and each EDA tool has its formats and such. The same information ends up getting done and redone and redone in order to cover all the players.

There have been efforts to corral this to some extent by TSMC (at the very least) with their ixxx (e.g., iDRC) efforts, but those have been “proprietary” even if developed in a more open way.

Si2 is attempting to reconcile this all in their OpenPDK project, which has been underway for quite a while. It’s really a nested effort, incorporating other DRC, DFM, and parametric extraction (PEX, as embodied in their OPEX effort, which shouldn’t be confused as contrasting with CAPEX) projects, to name a few.

This all comes together as a big XML schema that forms an Open Process Specification (OPS). As described at Si2’s recent tech conference, work groups are busily defining parameters and symbols and callbacks and such. The end goal of this, anticipated around the end of 2012, is that automation will allow a single populated OPS to generate the PDKs needed for any of the EDA tools. This separates the information content from the format, the OPS containing the content and a filter essentially skinning it for the EDA tools.

It is noteworthy that the word “open” appears in this context. Things have been gradually changing, but imagine if ten years ago you suggested that the foundries open up… well… anything. Would have been worth a chuckle then, so it represents quite the change of heart that this effort looks to be successful in the not-too-distant future. More on that in a few days…

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
25,626 views