Back to Editors' Blog

Verification Moves to Database

by Bryon Moyer

March 05, 2014 at 10:48 AM

It’s one of those things that I sort of assumed had been done a long time ago: using databases for design information. After all, Magma’s initial claim to fame was the single database for a design, with different tools merely acting as different views into that single database.

Well, it turns out that that only applies to the design itself, along with the tools that allow you to do design. It hasn’t applied to verification.

But now it does: Cadence has recently announced their Incisive vManager tool. It’s a client-server implementation of a process that used to be handled on a file basis. And the reason this wasn’t solved by the whole design database thing of years ago is that this database doesn’t store the design: It stores all of the elements of the verification process itself.

What does this allow? Well, for good or ill, it allows many more ways to access the information or run analysis on the results. Different applications can be layered over it so that a manager can track progress while a verification engineer dives in to figure out where critical failures are.

The main goal is productivity. And, given the prevalence of databases for absolutely everything these days, you’d think this would be obvious. But it wasn’t obvious years ago, and EDA tools are complex enough to where legacy gets passed down as long as possible, until the pain gets to the point where a major change is needed.

Cadence decided that point is now. You can check out more in their release.

Channels

EDA.

 
    submit to reddit  



Comments:

You must be logged in to leave a reply. Login »

Related Articles

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform

by Kevin Morris

System on Chip (SoC) design today is an incredibly complicated collaborative endeavor. By applying the label System to the chips we design, we enter a...

Analog Breakthrough?

Pulsic Automates Analog Layout

by Bryon Moyer

You are now entering the It cant be done zone. But, at least for the moment, Ill ask that you relax that axiom,...

Testing Big-Ass Transistors

Mentors Power Tester Accelerates Diagnosis

by Kevin Morris

We talk a lot about transistors in these pages. But usually our discussions center around billions of microscopic transistors acting in concert. This article is...

Is the Classic Design Chain Broken?

Or Is It Just Another Step in Evolution?

by Dick Selwood

It used to be so simple. A group of chip designers would sit around drinking coffee and gently mulling things over when one would say, ...

Challenged By FinFETs

Ansyss Latest Redhawk Has to Work Harder

by Bryon Moyer

Theres promise, and then theres reality.

The promise of FinFETs has been one of higher performance with lower power than would have...

Related Blog Posts

Improved FPGA Tool Results

by Bryon Moyer

Plunify tries to get the best out of FPGA design tools

Synopsyss IP Initiative

by Bryon Moyer

Synopsys is taking a holistic view of SoC design using IP, including hardware and software elements.


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register