editor's blog
Subscribe Now

Smoother IP to SoC Prototyping

Synopsys recently announced their HAPS DX (Developer eXpress) product, and the story surrounding that release spoke to many of the things that Synopsys sees as good in their prototyping solution. But a few questions clarified that many of those things have already been available in the existing HAPS offerings. So what’s the key new thing that HAPS DX enables?

Turns out it has to do with the distinction between designing IP and designing an SoC. And this is actually a theme I’m seeing in other contexts as well.

IP started out as mini-designs that were built with the same tools as a full-up chip (or FPGA). Frankly, for a lot of IP companies, the products on the shelf probably wouldn’t have worked for any arbitrary application: they’d need tweaking first. So these products were largely a way to get consulting contracts that would modify the shrunk-wrap IP into something that included all the specifics the client needed.

Even then, folks looked askance at IP, preferring to do it themselves for NIH and control reasons as well as due to the illusion that inside folks were free (or at least already paid for). IP company survival was not a given.

Today it’s assumed that any designer of an SoC will spend a lot of effort (and money) integrating IP; it’s no longer cool to invent a new wheel. But this has changed the nature of design. While full chip design used to be just a bigger version of the process used to design IP, now IP is more about low-level gate design and SoCs are more about assembly (with lower-level design where absolutely necessary).

So now there’s more of a break between where the IP design stops and the SoC design starts, and tools are starting to reflect the challenges of this change of methodology. And that’s the main benefit to the HAPS DX product: it allows for a more seamless transition from IP design to SoC design.

Before, one person might design and verify the IP, and the user then started from scratch, redoing much of the work that the original IP designer did when prototyping. HAPS DX, by contrast, is supposed to help bridge that gap, allowing a more seamless move from IP to SoC with data generated in the IP phase pushed forward for re-use when that IP is integrated.

You can see more of what they’re saying in their announcement.

Leave a Reply

featured blogs
Mar 18, 2024
Innovation in the AI and supercomputing domains is proceeding at a rapid pace, with each new advancement heralding a future more tightly interwoven with the threads of intelligence and computation. Cadence, with the release of its Millennium Platform, co-optimized with NVIDIA...
Mar 18, 2024
Cloud-based EDA tools are critical to accelerating AI chip design and verification; see how NeuReality leveraged cloud-based chip emulation for their 7NR1 NAPU.The post NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation appeared first on Chip Design....
Mar 5, 2024
Those clever chaps and chapesses at SiTime recently posted a blog: "Decoding Time: Why Leap Years Are Essential for Precision"...

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
5,913 views