editor's blog
Subscribe Now

Monolithic Photonics

An interesting development was announced yesterday in the photonics world. In what appears to be a first of its kind, at least commercially, Skorpios announced a monolithic tunable laser – CMOS and 3/5 bits on the same chip. This eliminates the need to have the circuitry on one chip and then drive that into a separate chip that does the lasing, with obvious integration and efficiency benefits.

Skorpios does custom photonic work for its strategic investors, and in doing this process development, they have put together what amount to photonic standard cells; they talk about opening up an ASIC-like capability for integrated photonics. While it’s possible they could consider licensing out these cells in the future, that’s not their plan now, so for the most part, the cell capability benefits them internally as they take on custom projects and deliver monolithic results.

The real question, though, is what they did to make this feasible and commercially viable. And detailed answers on that are not forthcoming yet. More disclosure is planned, and I hope to be able to talk more about how they got their results at that time.

You can get more on the current level of released information from their press release.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
16,739 views