editor's blog
Subscribe Now

Intel/Altera Agreement (Partially) Tells the Tale

We did a lot of speculation in our recent articles about the rumored Intel bid to buy Altera. One of the areas of most intense speculation was the 2013 agreement the two companies signed – for Intel to manufacture 14nm FPGAs for Altera.

More than two years after that deal was signed, Intel is rumored to be making an offer to buy Altera for upwards (maybe far upwards) of $10B. But, is the existing 2013 agreement potentially weakening Intel’s bargaining position?

The key parts of the agreement that we thought could be troublesome for Intel were related to non-competition. Had Intel agreed that they would not develop FPGA technology themselves or try to buy any other FPGA company? If so, that appeared to indicate that Intel had no way to get FPGA/PLD technology (which might be crucial to defending their data center business) other than by buying it from Altera (or by buying Altera).

And, if they had agreed to that, how long were they banned from developing or acquiring FPGA technology elsewhere?

In the recent earnings conference call, Altera CEO John Daane said “…we do not want to compete with our foundry and we agreed that Intel would not invest in, develop their own product line or buy a PLD company or buy another PLD company.” That made it sound like Intel could have boxed themselves in a bit.

Now, EE Journal has obtained a (heavily redacted) copy of the 2013 agreement (which was made public by Altera). We examined this 86-page document ourselves, and we had a lawyer take a look at it as well. What we found led us to believe that Intel had not backed themselves as far into the corner as many had speculated. Here is a link to that agreement:

http://www.sec.gov/Archives/edgar/data/768251/000076825113000023/altera_2013q1x10qxex102.htm

It’s important to point out that the redacting makes analysis of this contract a bit dicey. And, there are parts that are comically heavy on the redacting. For example: “If an [*****] is [*****] by a company, then, during the term of the Agreement, Intel will [*****] accept for [*****] any [*****] for such [*****] or the [*****] company other than those specific [*****] as to which Intel is [*****] to [*****] as of the date of the [*****].”

Yep, there could be a lotta bodies buried in them there asterisks. In fact, it kinda makes us want to play Mad Libs – “If an [ELEPHANT] is [RIDDEN] by a company, then…

But, anyway, there’s a lot we can learn from the less-redacted portions.

First, does the agreement prevent Intel from developing their own FPGA technology?

Daane’s comments in the earnings call would make it seem so, but the agreement makes a point of specifying “standalone FPGAs” as the thing Intel cannot develop. But, if Intel needs FPGA fabric to build accelerators inside data center processors, or if it needs to develop FPGAs specifically to be packaged with, or used specifically with its processors, it appears that the agreement gives them a pretty big “green light” on that one.

Intel agrees that it will not produce or sell Intel­-branded Standalone PLDs (as defined below), nor invest in or acquire any companies whose principal business is the sale of programmable logic devices (“PLD Companies”), for a [*****] of the Agreement or until [*****], whichever is earlier. For clarity, this paragraph 1 of this Exhibit F is not intended to prohibit Intel from investing in investment vehicles (e.g., mutual funds, exchange traded funds) that own securities in PLD Companies solely for purposes of financial investing where such investment vehicles do not participate in any way in the management or operation of such PLD Companies. As used in this exhibit, “PLD” or “programmable logic device” means an integrated circuit that derives its value primarily due to its field programmability and contains field programmable functions such as digital logic, an interconnect fabric, IOs, and other complex IP blocks. As used in this paragraph, “Standalone PLD” is a PLD which is neither bonded with one or more other die performing material and substantial complex logic functions, nor specifically designed to be sold or to work in conjunction with another specific die performing material and substantial logic functions.

Notice the definition of “Standalone PLD”:  “an integrated circuit that derives its value primarily due to its field programmability and contains field programmable functions such as digital logic, an interconnect fabric, IOs, and other complex IP blocks.”

We don’t think a device that contained an Intel Xeon processor (or several Xeon processor cores) along with FPGA fabric would “derive its value primarily due to its field programmability.” So, it would appear that the agreement does not prevent Intel from developing and placing FPGA fabric inside an Intel processor.

As a side note – we don’t even think devices like Altera’s SoC FPGAs derive their value primarily due to field-programmability. By the time you put some 64-bit ARM cores, a bunch of memory and peripherals, other hardened IP, and a passel of multi-gigabit SerDes on a chip – there’s a BUNCH of value in there that isn’t from field-programmability.

But, what about the thing Intel announced last June – a Xeon processor bonded with an FPGA in the same package? The agreement appears to green-light that as well: “Standalone PLD” is a PLD which is neither bonded with one or more other die performing material and substantial complex logic functions, nor specifically designed to be sold or to work in conjunction with another specific die performing material and substantial logic functions.”

So, our read of that part of the document says that Intel could very well decide to accelerate their data center processors (as they have already announced) with FPGA fabric of their own – without violating the 2013 agreement.

But, can Intel buy another FPGA company if things with Altera don’t work out?

That one is much tricker. The section above does say “…nor invest in or acquire any companies whose principal business is the sale of programmable logic devices (“PLD Companies”),…” But – for how long? That information is redacted. “for a [*****] of the Agreement or until [*****], whichever is earlier.”

We could play redacted contract Mad Libs with that one – “for a [DECADE AFTER THE EXPIRATION OF THIS] Agreement, or until [2099], whichever is earlier. Or, “for a [FULL HOUR AFTER THE SIGNING OF THIS] Agreement, or until [March 2013], whichever is earlier.

The devil is in the redacted details.

But, in either case, speculation that Intel had possibly shot themselves in the foot with the 2013 agreement appears to be overblown. Intel probably could make their own FPGA fabric to use in data center processors without violating the agreement. (Although it is completely unclear how Intel would get or build the tool and support infrastructure required for any significant portion of their customer base to actually make use of that FPGA fabric.) But, Intel does appear to be prohibited from buying another FPGA company (sorry, Xilinx) at least until the passing of the redacted dates above.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Reliable Connections for Rugged Handling
Sponsored by Mouser Electronics and Amphenol
Materials handling is a growing market for electronic designs. In this episode of Chalk Talk, Amelia Dalton and Jordan Grupe from Amphenol Industrial explore the variety of connectivity solutions that Amphenol Industrial offers for materials handling designs. They also examine the DIN charging solutions that Amphenol Industrial offers and the specific applications where these connectors can be a great fit.
Dec 5, 2023
18,581 views