editor's blog
Subscribe Now

Connecting CNTs to Metal

One of the things about CNTs acting as transistors is that the current flowing through them has to get into and out of the CNT from some other substance – typically metal. That junction, as it turns out, can have significant resistance. According to a paper done by a team from Georgia Tech and MIT (Songkil Kim et al), for a single-walled CNT (SWCNT) to connect to metal, there’s a quantum limit of around 65 kΩ.

Multi-walled CNTs (MWCNTs) can provide much lower-resistance connections, but how low depends on how you do it. Sputtering or evaporation only gets you to 3-4 kΩ best case, with no contamination. You can get as low as 700 Ω using TEM-AFM and nano-manipulation + joule heating, but this isn’t a viable commercial process.

The team used E-beam-induced deposition (EBID), which is essentially a localized CVD, where the gas is decomposed with great control using an electron beam. The overall process consists of first graphitizing amorphous carbon and then forming the connections.

Annealing amorphous carbon into graphite proved something of a challenge. They tried using a current to create joule heating, but it was tough to control: as the annealing progressed, the resistance went down, driving up the current and leading to runaway that could cause damage. So they went to an oven instead. They had to keep the temperature at 350 °C, the temperature at which graphitization starts, to keep the CNTs from oxidizing at higher temperatures.

In order to connect the multiple walls that were formed to metal, they directed the e-beam near the connection point. At first they aimed slightly short of the connection, using the backscatter to connect the inner walls – kind of like a basketball layup. Then they focused directly on the connection to finish it up.

This was followed up by an anneal.

The results were as follows:

  • Before making the contact, resistance was in the GΩ range.
  • If only the outer wall was connected, they got a 3.8-kΩ connection.
  • The EBID process alone brought the resistance from GΩ to 300 kΩ.
  • A 10-minute anneal at 350 °C brought the resistance down to 1.4 kΩ.
  • A further 20-25 minutes of annealing brought the resistance all the way down to 116 Ω.

Note that, to the best of my knowledge, this process was not used by the team that created the first CNT sub-systems recently reported at ISSCC.

You can find out more details in the published paper, but note that it’s behind a paywall.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
31,736 views