editor's blog
Subscribe Now

A Clean, Well-Lighted Place for Models

Software is becoming an increasingly important element in SoCs as embedded systems are integrated into single chips. Such a chip must ship with working software, and, if it includes a platform that will run an OS and drivers and software written by the user, then even more testing is needed to prevent nasty surprises or let-downs.

This sort of testing starts at the architectural planning phase and continues down through the exercising of software on the detailed design. Initially, and for short bits of code, it can be done on a virtual platform – a model of the processing platform executing on a host computer. For longer runs of code (even simply booting Linux) that run on the actual design, an emulator is typically needed in order to get things done in a reasonable time.

In a virtual platform, at the architectural level, the models are typically SystemC. In an emulator, they will likely be the actual design (or have components of the actual design). In both cases, communication happens at the transaction level using TLM 2.0 – between models or, in an emulation scenario, between the emulator and the host.

This means that there’s a growing need for models and transactors. While they’re available today, Synopsys and others have decided that they’re too scattered, and that there is a need for a single place to go and look for (or request) models.

So they’ve created TLMCentral, an open portal for models and transactors. While Synopsys is providing the infrastructure, it is claimed to be open to anyone (including Synopsys competitors). Synopsys will participate as a model provider based on their IP business.

They’ve created the site as a general place to go not only for models, but for information and news as well. They have a forum, a blog, and a news feed.

The site is now live at www.tlmcentral.com.

More info on the press release

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Dependable Power Distribution: Supporting Fail Operational and Highly Available Systems
Sponsored by Infineon
Megatrends in automotive designs have heavily influenced the requirements needed for vehicle architectures and power distribution systems. In this episode of Chalk Talk, Amelia Dalton and Robert Pizuti from Infineon investigate the trends and new use cases required for dependable power systems and how Infineon is advancing innovation in automotive designs with their EiceDRIVER and PROFET devices.
Dec 7, 2023
17,093 views