feature article archive
Subscribe Now

Title (CHALK TALK)

chalktalk_ondemand_logo.gif

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse feugiat orci interdum lorem ultricies sed tempor dolor gravida. Proin semper ligula in lacus convallis elementum. Praesent eu enim sed lectus egestas volutpat sed consequat velit. Integer non erat arcu, at tempor nibh. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos himenaeos. Donec ut felis nisl. Nam sed elit erat, posuere scelerisque leo. Mauris eget nunc … Read More → "Title (CHALK TALK)"

Actel FPGAs for Handheld Portable Applications

With the industry’s lowest power usage, and widest range of small packages, it’s no wonder Actel’s low-power FPGAs can be found in the latest handheld portable devices. You probably have one in your hand or in your pocket. Actel has been designed into a wide array of handheld devices, including multifunctional smartphones, eBooks, cameras, medical devices, remote industrial monitoring devices, undersea seismic sensors, military radios, and the list goes on.

Actel IGLOO low-power FPGAs bring reprogrammability, design security, integration, small form … Read More → "Actel FPGAs for Handheld Portable Applications"

New Stratix IV E Dev Kit Accelerates 533-MHz DDR3-DIMM Designs

Watch this video to learn about Altera’s new Stratix® IV E FPGA Development Kit, a complete system-level design environment available today for your high-density designs.  It’s the first FPGA-based development kit featuring a 533-MHz DDR3-DIMM memory interface.

In the video, you’ll see a 530K-logic element Stratix IV E FPGA interfacing at full speed with a 533-MHz DDR3 DIMM. The development kit lets you:

Using SATA for SOC Solutions on 40-nm Transceiver FPGAs

With applications needing to store more data for longer periods of time, SATA provides an efficient, cost-effective storage interface. Watch this 7-minute video for a demo showing how easy it is to take advantage of the data storage capabilities of SATA using 40-nm transceiver FPGAs.

Interfacing High-Speed ADCs to FPGAs with Embedded Transceivers

Are you interested in the new generation of high-speed ADCs with serial interfaces? Do you believe that gigabit serial interfaces are complex? Watch this 5-minute video to see how easy it is to interface Linear Technology’s high-speed ADCs to Altera’s embedded transceiver FPGAs.

Read More → "Interfacing High-Speed ADCs to FPGAs with Embedded Transceivers"

Achieving Low BER Across 10+ Gbps Serial Links

As serial data rates increase beyond 10 Gbps to address high-bandwidth applications (e.g., 40G/100G systems), board design challenges grow as well. Ensuring statistical reliability of a serializer/deserializer (SerDes) channel requires careful board design, as well as advanced silicon capabilities to handle losses due to PCB material properties and reflections due to discontinuities in the channel. In this webcast, we will discuss some of the solutions available to address these challenges and ensure high reliability for serial links at data rates … Read More → "Achieving Low BER Across 10+ Gbps Serial Links"

Designing with Multiple Industrial Ethernet Standards on a Single Hardware Platform

When developing and maintaining industrial communications hardware, supporting new or additional industrial Ethernet protocols often requires new hardware and corresponding software stacks. Rather than re-spinning your boards and migrating software code, you can save time and resources by choosing FPGAs.

Read More → "Designing with Multiple Industrial Ethernet Standards on a Single Hardware Platform"

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...