feature article archive
Subscribe Now

Cray Goes FPGA

When I was in college, I knew the future of supercomputing. The supercomputers of the 21st century would be massive, gleaming masterpieces of technology. They would not be installed into buildings, but rather buildings would be designed and constructed around them – particularly to house the cooling systems. The design specifics were fuzzy, but I was reasonably sure that very low temperatures would be involved for either superconducting connectivity, SQUIDs, or Josephson junction-esque switching. Silicon would certainly have been long abandoned in favor of Gallium Arsenide or some even more exotic semiconductor material. I believed that Cray, Inc., as the … Read More → "Cray Goes FPGA"

Clock Watching

In the mythological “good old days” when many FPGA designs were nothing more than simple state machines, clocking was simple. Your average design had a single ticker oscillating merrily away at single-digit megahertz. Skew was something you did to vegetables when barbecuing shish kabobs, gating was an activity that applied to upscale housing developments, false paths were something you only ran into while hiking, and derived clocks were the two-dollar wristwatches you gave away at tradeshows with your company logo on them.

Now that the revolution has come, new alarms are starting to sound. Clocks are no … Read More → "Clock Watching"

Free Tool Friday

What can you get for free? In this age of rapid technological evolution, it is not uncommon for valuable, cutting-edge technology to find its way into the “free cell phone” category. In an effort to market their wares, technology companies often find themselves offering high-value products at little or no cost in order to remove barriers to adoption of their principal products. Such is the case with design tools for FPGA. Most FPGA vendors offer sophisticated tool suites, either by free download or at an extremely low cost, in order to entice new designers to check out their chips … Read More → "Free Tool Friday"

Deeply Embedded

Last year we pointed out that the embedded systems conference (ESC) was being quietly taken over by FPGAs. Booth after booth on the tradeshow floor boasted boards with programmable logic devices prominently displayed. The trend continued this year with even more programmable presence amidst a host of announcements bringing FPGAs more to the center of the embedded systems stage and, conversely, embedded applications to the forefront of the FPGA world.

All of the FPGA vendors had a presence this year, and booths were bustling with activity. FPGA Journal was on-hand to take in all the action, distill … Read More → "Deeply Embedded"

Plug and Play Design Methodologies for FPGA-based Signal Processing

Digital signal processing has traditionally been the domain of DSP processors and ASICs. Since the late 1990s, FPGAs have emerged as alternative options for DSP designers. FPGAs are a good fit for applications that demand higher performance than what DSP processors can offer, yet do not meet the criteria to justify ASIC economics.

FPGAs Make Their Mark on Signal Processing

FPGAs have evolved from those where DSP structures were built using logic-only cells to those having dedicated embedded DSP structures, such as dynamically reconfigurable XtremeDSP slices in Xilinx Virtex-4 FPGAs. Such FPGAs incorporate … Read More → "Plug and Play Design Methodologies for FPGA-based Signal Processing"

Two Bucks

For two US dollars, you can buy a bottle of water from the vending machine in a New York hotel lobby, or you could buy a single subway token. You could get into a New York taxicab, but you’d have to get right back out again. If you’re driving your own car, you could buy one gallon of unleaded gasoline. At most coffee houses, you could get a cup of plain drip coffee, but not an espresso drink. You could probably talk to your attorney for about 10 seconds. When it comes right down … Read More → "Two Bucks"

High-Density FPGA-to-ASIC Conversions using Structured ASIC: Fills the Gap

Introduction

Managing the increasing complexity of today’s digital applications calls for new design strategies. Risk, cost and time-to-market (TTM) can make or break a product development. While many designers are turning to FPGAs to reduce risk and improve TTM, the staggering per unit cost of high-density FPGAs quickly becomes intolerable for even low volume applications. Cell-based ASIC solutions offer much lower per unit cost, but the NREs for deep sub-micron technologies are becoming cost prohibitive. Structured ASICs fill the gap by offering excellent per unit cost and reasonable NREs. This paper describes … Read More → "High-Density FPGA-to-ASIC Conversions using Structured ASIC: Fills the Gap"

Lattice Launches XP

There’s something of a Renaissance going on at Lattice semiconductor right now. Since forming their partnership with Fujitsu about a year ago, the company has sustained a steady stream of relevant announcements of new, competitive product lines. Not content to stay put in the commodity CPLD business, Lattice is mounting an aggressive campaign to capture a share of the emerging value-based FPGA market.

This week, Lattice stepped up their attack with the announcement of their new Lattice-XP line. Continuing the recent “Wolf in Sheep’s Clothing” trend in flash-based programmable logic, this … Read More → "Lattice Launches XP"

Prime-time Processing

It probably started innocently enough. A few years ago, an application note from a Xilinx engineer described the implementation of a small processor that could be used as a microcontroller in designs with complex FSMs. That little piece of soft-IP (now known as PicoBlaze) was quite handy, and it found rapid and widespread acceptance among designers. As with any good idea, though, engineers just couldn’t leave it alone. Soon there were requests for wider, faster, more robust processor cores running on FPGAs, and marketers were more than happy to oblige. While it may have been easy … Read More → "Prime-time Processing"

Co-Verification Methodology for Platform FPGAs

The emergence of affordable high-end FPGAs is making them the technology of choice for an increasing number of electronics products that previously were the exclusive domain of ASICs. Offering unprecedented levels of integration on a single chip, today’s programmable devices have widely expanded the size, scope, and range of applications that can now be deployed on them .

To ensure a fast and efficient implementation of these advanced, feature rich FPGAs, designers need access to the latest in productivity enhancing electronic design automation (EDA) tools and methodologies. For years, hardware/software (HW/SW) co-verification has been … Read More → "Co-Verification Methodology for Platform FPGAs"

featured blogs
Apr 19, 2018
Have you heard of IBIS and AMI? If you are French, you know that one is a chain of cheap hotels, and the other is the word for a friend. But if you have anything to do with SerDes design, then you know that they are the way you model the SerDes channel, making sure that the s...
Apr 18, 2018
Standardization. COTS. Interoperability. Configurable. These often-used terms describe on-going efforts to define flexible and open critical embedded computing architectures. One such example is VITA-backed VPX. The goal of VPX is to leverage the latest switch fabric technolo...