feature article archive
Subscribe Now

SerDes Sweet Spot

Sometimes, even the experts get fooled. Anybody who is intimately familiar with the FPGA industry would probably have predicted the same thing. With the epic Godzilla versus Mothra game of marketing and product one-upsmanship raging between rivals Xilinx and Altera for the past decade, the next move is often simple to anticipate. In the most recent rounds of action: Xilinx packs a hard punch introducing low-cost Spartan-3 as the first 90nm FPGA. Altera strikes back with Stratix-II as the first 90nm high-speed, high-density flagship offering. Each side then counters with the piece they’re missing, Altera with Cyclone … Read More → "SerDes Sweet Spot"

Baby, You Can Drive My Car

Since my first car was among the least expensive available when I made my purchase, I thought I would see what innovations are available today in that class. The lowest-priced sedan in the United States (according to my non-scientific web search) is the 2006 Chevrolet Aveo, with a starting manufacturer’s suggested retail price under $10,000. It has safety features including front and side airbags. I also learned that you can, in fact, still buy a car without power windows and power door locks, but an AM/FM stereo and air conditioning are included as standard features. Not bad. More … Read More → "Baby, You Can Drive My Car"

How to Make An ASIC Prototype

At HARDI Electronics, we started working seriously with ASIC prototyping in FPGAs about five years ago, and we quickly realized what the challenges were. First, it was obvious that the prototyping system needed to have the required capacity corresponding to the gate size of the ASIC. In year 2000, that was quite a problem since maximum FPGA capacity was a couple of hundred thousand ASIC gates and the ASICs were 10-100 times larger (1-10 million gates). Since then, the FPGA gate capacity has grown significantly. Today the largest available FPGA, the Xilinx Virtex-4 LX200, has an equivalent ASIC gate capacity … Read More → "How to Make An ASIC Prototype"

Top-Flight Prototypes

It’s a lifelong dream for many people to actually fly a plane on their own. The daring, carefree, wind-in-your hair pilot personality, however, is a bit of a myth. In real life, a good pilot is more like a good engineer. You plan and check everything meticulously. You want to find and fix any potential problems before you leave the ground, because once the wheels are up, it’s too late. Imagine you’ve been taking flying lessons now for several months, and you’ve finally logged the training hours, completed all of your … Read More → "Top-Flight Prototypes"

Connecting the Dots

What happened is that our cars have evolved to become, essentially, complex, networked, embedded systems – big ones. An average car when I was a kid back in the ’70s had just a small number of electronic components – lights (yes, we all had those, but it seemed like a head or tail light was always burning out), a slick and fancy 8-track “audio system,” and possibly air conditioning — not much else. Electronics in these vehicles accounted for just a sliver of the purchase price of the car, and didn’t cause much of a ruckus … Read More → "Connecting the Dots"

The People’s RTOS

Open-source operating systems (and specifically embedded Linux) have been making big gains in the device software space. Development teams are attracted by the lack of licensing fees and contracts, lower cost of ownership, perceived portability, and broad availability of the underlying software and source code. Unfortunately, some of the mechanisms that create these attractive benefits also carry hidden (and not-so-hidden) penalties. Finding the right release (distribution), finding or creating a test suite that matches that distribution, getting support (since software that comes from nowhere has nobody answering the phones), and tracking the current and appropriate versions for your application … Read More → "The People’s RTOS"

Synplifying Physical Synthesis

When FPGAs flirted with the million-ASIC-gate density for the first time, a bell went off in many designers’ heads. This was not the tinny tintinnabulation of a bouncy little bicycle bell telling them, “Be alert, cyclist coming through.” No, this was the foul, foreboding clang of calamity to come. This was the thousand-ton tanker train of timing-closure nightmares turning around to bear down on them again from a new direction, threatening to bring back that all-too recent memory of indeterminate iteration in their ASIC design process to cause chaos in their new, happy, FPGA lives.

< … Read More → "Synplifying Physical Synthesis"

The Challenges of an Embedded Software Engineer

First, there are many “knowns” in the enterprise software space. Developers usually develop on the same hardware (host machine) and software platform (i.e. operating system) that their final product will run on. Usually, it is a well-tested and well- known development environment that hasn’t changed over the multiple products that the developer has contributed to. As a result, the software developer typically focuses on the application rather than the environment. Additionally, in the majority of enterprise applications, there is also no concept of real-time performance, determinism, or interrupts (outside of keyboard, mouse and network).Read More → "The Challenges of an Embedded Software Engineer"

featured blogs
Jul 16, 2018
This week it is CDNLive Japan on Friday July 20th. I will be there so obviously this will be my latest trip to Japan...but we will start by looking at my first trip to Japan. The first trip I made to Japan was in 1983. This was very early. If you have been in semiconductors o...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...
Jun 29, 2018
Once you'€™ve made the correct decision to add Speedcore eFPGA IP to your ASIC or SoC design, the next question you'€™ll need to answer is how large to make the eFPGA. That'€™s a multi-dimensional question because Speedcore eFPGAs contain many types of blocks including:...