feature article
Subscribe to EE Journal Daily Newsletter

Xilinx 1, Intel 0

Big X Scores First in the New Rivalry

I’ll just say right up front that this is really mostly about bragging rights. No corporate destinies are shaped, no fortunes won or lost, no pivotal temporal butterflies crushed by the fact of who ships a new FPGA generation first. But, with the same fuzzy logic that drives reality shows, football matches, and political polls, those in the FPGA business put a lot of energy into the unofficial biennial Moore’s Law derby to see who can ship the first FPGAs on a new process node.

This time, the stakes were higher than ever. 16/14nm is the first node where both big FPGA companies are shipping FinFET-based devices (Achronix scooped them both, however, by shipping FinFETs with their 22nm Intel-fabbed devices over a year ago). Plus, this is the first round that pitted the Xilinx/TSMC duo against the newly formed Altera/Intel team http://www.eejournal.com/blog/altera-partners-with-intel-for-14nm-tri-gate-fpgas4/. Lots of experts were betting on Intel. After all, Intel is widely viewed as having an overall lead in fabrication technology, and the company had already shipped a generation of FinFET-based chips (Intel calls them Tri-Gate) at 22nm. 

Altera announced their 14nm plans almost three years ago. Altera’s “Generation 10” announcement was June 2013. Xilinx waited another 20 months before unveiling their Ultrascale+ roadmap in February 2015. 20 months is an eternity in what we at EE Journal refer to as “Moore’s Law Chicken”. Did the long delay indicate that Xilinx was lagging behind with TSMC? Or, had they just gotten so cocky they didn’t feel the need to answer Altera’s taunt?

Then, to add fuel to the fire, Intel announced plans to acquire Altera right in the middle of the scuffle. Yep, the FPGA biz is exciting, folks. Grab yourself some popcorn. We’ll sell you the whole seat, but you’ll only need the edge!

Well, the first points have now been posted to the scoreboard. Xilinx now claims to be shipping both their Zynq Ultrascale+ MPSoCs and, most recently, their Virtex Ultrascale+ devices. The company claims to have engaged with over 100 customers on Ultrascale+ and to have already shipped devices and/or boards to over 60 of these customers. This is a happy contrast with the past “norm” in the FPGA industry, where “now shipping” used to mean one AE was put on a plane with a briefcase containing the one working part in existence, headed to a key customer site solely so the vendor could claim to have “shipped.”

Clearly, Xilinx is gloating a little here.

As far as we know, Altera oops I mean Intel has not yet taped out their Stratix 10 family based on Intel’s 14nm Tri-Gate process technology. Is shipping first all about bravado, or are there real business benefits as well? In some markets, it seems there are probably significant rewards for shipping first. Take, for example, the highly specialized market for FPGA-based prototyping and emulation. There are only a few companies in the world who produce FPGA prototyping systems and FPGA-based emulators. Their requirements for FPGAs are among the most straightforward in the business. “Give us as many LUTs as you can possibly pack onto a chip.”  There’s an enormous advantage to whatever prototyping/emulation company can ship hardware with the biggest FPGAs, so whichever vendor can deliver the next 2x advantage tends to win almost all the business. Once the prototypers have released new boards, they’re not in the market for FPGAs again until the next time the size doubles.

Xilinx cleverly captured that flag months ago by shipping their largest devices designed specifically for the emulation and prototyping market based on TSMCs 20nm process. This allowed them to grab most of the available sockets that were looking for 4-million-LUT devices long before Altera will be able to deliver their similar-sized parts. Altera skipped the 20nm node with their Stratix devices, choosing instead to put their energy into the 14nm effort.

In most application areas, however, there’s a lot more wiggle room in the adoption of the latest FinFET-based FPGAs. The real win with FinFETs (on top of the usual gains from yet another process shrink) is reduced power consumption and better performance-per-watt. In many markets, power consumption is becoming the key driver, so upgrading systems with more efficient chips is a major win for customers.

Ultrascale+ brings a lot of new capabilities for Xilinx beyond performance-per-watt, however. The company has upgraded transceivers with up to 28 Gbps backplane performance and up to 32.75 Gbps chip-to-chip performance. For FPGA companies, transceiver design is critical. History is littered with situations where launch of a new FPGA family was delayed or severely impacted by the challenge of delivering transceivers on a new process. In fact, and we’re speculating here, we wouldn’t be surprised if transceivers didn’t account for the relative delays in Altera’s shipping Stratix 10.

One thing today’s high-end applications can never seem to get enough of is high-speed memory. With the new generation of devices, Xilinx has attacked the memory glut on several fronts. DDR4 at 2666 Mbps improved block RAM and a new concept called UltraRAM that provides massive amounts of fast, on-chip storage. 

Xilinx has also beefed up their built-in standard interfaces with 100G EMAC, 150G Interlaken, PCI Express Gen3 x16, and Gen4 x8, and with Ultrascale+ MIPI D-PHY support for talking to those newfangled mobile interfaces.

As we mentioned, one of the big benefits of FinFETS is performance-per-watt. This is because the increased gate surface area offers lower leakage and lower operating voltage while delivering faster switching speeds. This raises a question, though: What do you want to do with this new super power? With Ultrascale+, Xilinx gives you a couple of different options (.85v and .72v) for core voltage. In the one case, you get more speed at a similar power, and in the other case, you get a similar speed with much less power. So, if your design already has the performance it requires on a previous generation device, you can dial back the core voltage for some significant power savings. Or, if you need to go faster than you’ve ever gone before, you can get that additional speed and still probably end up saving a little bit of power.

It’ll be interesting to see some of the amazing applications that are enabled by this next generation of programmable logic technology. The functionality, performance, and efficiency of these devices are unlike anything the industry has ever seen. Whether that improvement manifests itself in remarkable new-end products is now up to you.

1 thought on “Xilinx 1, Intel 0”

  1. I’ll just point out that TSMC 16nm is really just 20nm with a finfet. I’ll also point out that the latest part from Xilinx is just a little bigger than their last part. Altera did a big change in the architecture of the Stratix 10. For example single precision floating point and the millions of registers in the wires (I call them synchronous wires). The configuration mechanisms are all new and as Altera (now Intel) has been saying “architecture matters”. I was so disappointed that Xilinx didn’t do floating point in hardware. How are they going to compete in the data center? Finally Xilinx is not going to a real 14nm device and are going to wait out that node with their fake 16nm until 10nm comes out. That’s going to be a long time. What I see now is Xilinx taking the easy path waiting to be bought.

Leave a Reply

featured blogs
May 26, 2017
From 15-17 May CDNLive EMEA opened again its doors for around 700 attendees from all over Europe, who want to know more about the new products from Cadence. For the 10 th time Cadence Academic Network has organized an Academic Track , which definitely was a reason to celebrat...
May 26, 2017
In this week’s fish fry, we get down into the nitty gritty details of real time operating systems for wearable devices. Kim Rowe (founder and CEO of RoweBots) joins Fish Fry to discuss the future of machine-to-machine communication, the evolution of sensor tech...
May 26, 2017
Between overdue books, too many “Quiet Please” signs to count, and trying to navigate the Dewey Decimal System, going to the library is never much fun.  The same feeling is often true when searching for technical documentation before, during, or after the desig...