feature article
Subscribe to EE Journal Daily Newsletter
2 + 7 =

Vector Fabrics eases code partitioning challenges at Embedded World 2011

Eindhoven, The Netherlands, 6th January, 2011  – Vector Fabrics announces it will be exhibiting at Embedded World 2011. Embedded developers will have the opportunity to see first-hand how Vector Fabrics’ cloud-based vfAnalyst tool can take their sequential C code and lead them to an optimized, correct-by-construction multi-threaded version. vfAnalyst automatically shows software engineers the most promising parallelization opportunities within their C code, greatly easing the time-consuming and expensive process of creating an effective multicore implementation.

vfAnalyst’s unique graphical interface shows not only which portions of the program can be run in parallel, but also the data communication needed to ensure that the multi-threaded code will operate identically to – but faster than – the sequential code. In addition, vfAnalyst is particularly well-suited for engineers who are tasked with parallelizing legacy sequential code: they can do the project without having to know in detail how the code works.

Vector Fabrics will be exhibiting in Building 10, stand 552.

Leave a Reply

featured blogs
Dec 11, 2017
This is a continuation of A Cadence Carol... before reading this post, be sure to have read the first four installments! Stave I: Moore’s Ghost, Part I and Part II Stave II: The First of the Three Spirits, Part I and Part II * * * * * Awaking in the middle of a prodigiou...
Dec 11, 2017
This time of year is typically set aside for preparation, and this year is no different. We spent November working on a couple of major upgrades to prepare for releases in 2018, one with the way we handle quotes in My Samtec, and the other with how we handle the checkout expe...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...