feature article
Subscribe to EE Journal Daily Newsletter

Learn About Easier-to-Use Partial Reconfiguration Flow

Ever wonder whether the challenges of using partial reconfiguration are worth the benefits? Now, there’s an easy-to-use, fine-grain partial reconfiguration methodology that delivers lower cost and power and higher system uptime. What’s more, you don’t need to understand the intricacies of FPGA architecture to get more usable density from your device.

View this 15-minute webcast to learn how:

• Our partial reconfiguration flow works
• Our flow provides cost, power, and design productivity advantages
• Our new 28-nm Stratix® V FPGAs support partial reconfiguration
• You can use the flow to develop more cost-effective designs for applications like optical transport network (OTN) multiplexing transponders and software-defined radio

Leave a Reply

featured blogs
Jul 17, 2017
Samtec high-speed, edge card interconnect systems are available in a variety of pitches, stack heights, and orientations. They are used just about everywhere, including computers and peripherals, telecom, datacom, industrial equipment, medical, test and measurement, instrumen...
Jun 20, 2017
For data-center architects it seems like a no-brainer. For a wide variety of applications, from the databases behind e-commerce platforms to the big-data tools in search engines to suddenly-fashionable data analytics to scientific codes, the dominant limitation on application...