feature article
Subscribe to EE Journal Daily Newsletter

Reduce Total System Cost in Portable Applications Using MAX II CPLDs

Traditionally, portable system designers have used ASICs and ASSPs to implement memory interfaces, I/O expansion, power-on sequencing, discrete logic functions, display, and other functions. Cost limitations, power and cooling restrictions, and board space requirements often limit the use of PLDs in these applications. Today, however, innovations in CPLDs in power reduction, cost optimization, and small form-factor packaging allow PLDs to replace or augment ASICs, ASSPs, and discrete devices.

Author:  Martin S. Won, Senior Member of Technical Staff, Customer Success Programs, Altera Corporation

Mr. Won’s focus is on customer applications for programmable logic devices. In addition, he founded Altera’s customer training program and managed several other technical and marketing programs.  Mr. Won holds a BSEE degree from the University of California at Santa Barbara.

Leave a Reply

featured blogs
Jul 17, 2017
Samtec high-speed, edge card interconnect systems are available in a variety of pitches, stack heights, and orientations. They are used just about everywhere, including computers and peripherals, telecom, datacom, industrial equipment, medical, test and measurement, instrumen...
Jun 20, 2017
For data-center architects it seems like a no-brainer. For a wide variety of applications, from the databases behind e-commerce platforms to the big-data tools in search engines to suddenly-fashionable data analytics to scientific codes, the dominant limitation on application...