ARM and Cadence Help SoC Designers Achieve Power, Performance, and Area Goals
William Orme, Strategic Marketing Manager at ARM, and Steve Brown, Director of Product Marketing at Cadence, describe the collaboration and use of the Cadence(r) Interconnect Workbench with ARM’s CoreLink(r) System IP to help SoC designers achieve their power, performance and area goals.
Want to Read More? Please Sign In
If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free. Click Here to Register