Analog Devices—Cadence VIP to Handle Transactions on APB and AXI Interface

Rohit Pandharipande, Design Engineer at Analog Devices, details working with Cadence migrating from VMM to the UVM-compliant Cadence(r) Verification IP (VIP) to verify a Dynamic Memory Controller.

 


Want to Read More? Please Sign In

If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free. Click Here to Register


 
    submit to reddit  

Comments:

You must be logged in to leave a reply. Login »

Full Whitepaper Available for Download

If you already have registered with us, Sign In Here

Not a member yet? Register now!

It's free and will give you access to this and our entire collection of webcasts, videos, whitepapers and more. Register Now

Sign In  Register

Recent Article Mentions

Over the FR4 and Through the Woods

To Grandma's PCB We Go

Shootout at the MEMS Corral

MEMS Executive Congress 2014 Preview

Go-Fast FPGA Design

Helpful Hot-Rodding Hints

All’s Fair in Love and Power (Consumption)

Fairchild’s New Foray into Smart Power

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register