Analog Devices—Cadence VIP to Handle Transactions on APB and AXI Interface
Rohit Pandharipande, Design Engineer at Analog Devices, details working with Cadence migrating from VMM to the UVM-compliant Cadence(r) Verification IP (VIP) to verify a Dynamic Memory Controller.
Want to Read More? Please Sign In
If you have already registered with us, you can sign in here to access this content. If not, register now and get full access to our entire On Demand library of webcasts, white papers and more. Registration is free. Click Here to Register