feature article
Subscribe Now

Accelerating DSP Designs with the Total 28-nm DSP Portfolio

Implementing digital signal processing (DSP) datapaths with different performance, precision, intellectual property (IP), and development flows is challenging and labor intensive. As more and more high-performance DSP datapaths are implemented on FPGAs, Altera has developed a complete DSP solutions portfolio at 28 nm to address these challenges and speed up the design cycle for FPGA-based applications. This white paper discusses the different components of this portfolio and how they come together to accelerate the implementation of a DSP design.

Introduction

Although signal processing is usually associated with digital signal processors, it is becoming increasingly evident that FPGAs are taking over as the platform of choice in the implementation of high-performance, high-precision signal processing. Accordingly, FPGA vendors are beginning to include hard multipliers and DSP blocks within their core silicon architecture. IP cores are also provided to assist traditional functions such as finite impulse response (FIR) and fast Fourier transforms (FFTs).

As a result, a wide range of applications are now relying on FPGAs as the key signal processing platform. These applications, shown inFigure 1, share one thing in common—the performance requirements exceed the capabilities of a traditional programmable digital signal processor.

DSP_1.jpg
Figure 1. Different Applications Need Different Performance, Precision, IP, and Tools
 

These systems not only have different performance and precision requirements, but also different design and development flows. For example, video processing requires 9- to 10-bit precision, with some high-end designs needing a 16-bit color depth. These designs are generally created in a HDL design flow, with video- and image-processing IP functions increasingly utilized to speed up the development flow. On the other side of the spectrum, military radar designs require the highest DSP performance and floating-point precision to get the highest dynamic range. Many of these designs are modeled in the popular MATLAB and Simulink tools, along with floating-point functions that are optimized for the FPGA architecture.

Altera’s Total 28-nm DSP Portfolio

The biggest challenge faced by FPGA vendors is in providing a complete DSP solution portfolio—one that not only includes a DSP silicon architecture that is configurable, but also a range of tools, IP, and building blocks that can help designers to quickly and efficiently complete the implementation of their algorithms. To support the 28-nm Stratix® V FPGAs, Altera offers a total DSP portfolio, which, as illustrated in Figure 2, comprises a variable-precision DSP architecture, the DSP Builder Advanced Blockset, a video design framework, and a comprehensive suite of floating-point IP.

DSP_2.jpg
Figure 2. Industry’s First ‘Total’ DSP Portfolio
 

Variable-Precision DSP Architecture

The basic principle behind Altera’s DSP solutions portfolio is the recognition that one size does not fit all, that it is necessary to understand the diverse needs and preferences of customers in the design and development environment. Signal processing applications have different precision requirements and different precision levels at different stages of the signal processing data-paths. For example, video broadcast applications can efficiently use multipliers ranging from 9×9 to 18×18.

Author: Suhel Dhanani, Sr. Manager, DSP Marketing, Altera Corporation

Mr. Dhanani is responsible for DSP product marketing. He has over 15 years of industry experience in semiconductors, and has completed a graduate certificate in Management Science from Stanford University and holds MSEE and MBA degrees from Arizona State University.

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

ROHM Automotive Intelligent Power Device (IPD)
Modern automotive applications require a variety of circuit protections and functions to safeguard against short circuit conditions. In this episode of Chalk Talk, Amelia Dalton and Nick Ikuta from ROHM Semiconductor investigate the details of ROHM’s Automotive Intelligent Power Device, the role that ??adjustable OCP circuit and adjustable OCP mask time plays in this solution, and the benefits that ROHM’s Automotive Intelligent Power Device can bring to your next design.
Feb 1, 2024
7,683 views