feature article
Subscribe Now

Enabling High-Precision, High-Performance DSP With Variable-Precision DSP Architecture

High-performance signal-processing designs increasingly require higher than 18-bit precision and even a range of precisions across the datapath. You’re probably seeing these requirements in traditional digital signal processing (DSP) functions such as finite impulse response (FIR) filters, fast Fourier transforms (FFTs), emerging matrix functions, and in custom signal-processing datapaths. 

Watch this 23-minute webcast to learn about:

  • The FPGA industry’s first variable-precision DSP architecture, in our 28-nm Stratix® V FPGA family
  • How this architecture allows you to set the precision of each DSP block-from 9×9 up to floating point-to perfectly suit your application
  • How each DSP block precision can be set individually to efficiently accommodate bit growth and the required growth in precision within the DSP datapath

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
40,090 views