industry news
Subscribe Now

LETI TO PRESENT LATEST R&D RESULTS ON Three Alternatives to EUV and 193nm Lithography at SPIE Meeting in US

GRENOBLE, France – Feb. 22, 2017 – In keeping with its mission to develop photolithography alternatives for advanced technology nodes and offer competitive solutions adapted to specific applications, Leti is developing technologies for directed self-assembly lithography (DSA), massively parallel electron beam lithography and nanoimprint lithography. 

Leti, a research institute at CEA Tech, will present its latest results in these approaches for fabricating advanced CMOS and silicon photonics devices and sensors in several papers at the SPIE Advanced Lithography conference in San Jose, Calif., Feb. 26-March 2.

The ongoing collaborations with leading industry-equipment companies are designed to offer integrated circuit manufacturers complementary and/or alternative patterning solutions to 193nm immersion lithography and extreme-UV (EUV) technologies. While 193nm immersion technology supports the industry preference for advanced-node developments, it requires a very demanding effort to ensure reliable process controls. EUV’s widespread adoption remains uncertain because its infrastructure still requires significant development and because of questions about its associated cost of ownership.

Leti’s lithography collaborative R&D programs cover three domains:

  • IDEAL: directed self-assembly (DSA) lithography
  • IMAGINE: massively parallel electron beam lithography
  • INSPIRE: nanoimprint lithography

“Lithography alternatives hold promise for continued R&D because they may present competitive compromises for the industry,” saidStéfan Landis, lead author of the paper “Nanoimprint, DSA and Multi-Beam Lithography: Patterning Technologies with New Integration Challenges”.

“Massively parallel electron-beam and nano-imprint lithography techniques remain highly attractive because they can provide noteworthy cost-of-ownership benefits. In addition, directed self-assembly lithography shows promising resolution capabilities and appears to be an option to reduce multi-patterning strategies, and the associated high costs for mask-sets.”

A paper with STMicroelectronics and Arkema, “Advanced Surface Affinity Control for DSA Contact Hole Shrink”, focuses on efforts to resolve defectivity, a major challenge for DSA integration. State-of-the-art DSA-related defectivity values remain at least one to two orders of magnitude higher than industrial specifications. The paper recounts Leti’s success at reducing defect density using a DSA graphoepitaxy process flow dedicated to contact hole applications with polystyrene-b-poly(methyl methacrylate) block copolymers.

In addition to its joint papers with partners, Leti will present one invited paper, four oral talks and four posters. It also has been invited to present a poster at LithoVision 2017, which is organized by Nikon. LithoVision is a technical event that precedes the SPIE conference and brings industry experts together to share a global view of lithography trends, challenges, and innovations.

Leti presentations at SPIE: 

Invited paper

Advanced Etch Technology for Nanopatterning VI (Conference 10149)

Session 6Novel Plasma Patterning Techniques

“Nanoimprint, DSA and Multi-Beam Lithography: Patterning Technologies with New Integration Challenges”

Paper 10149-20

4:10 pm – 5:50 pm

Feb. 28, Marriott, San Jose Salon III
 

Joint papers

Emerging Patterning Technologies 2017 (Conference 10144)

Session 3: Nanoprint Masks and Applications

“New 3D structuring process for non-integrated circuit related technologies”

Paper 10144-11

11:20-11:40 am

Feb. 28

Convention Center 210B

 

Session 5: Direct-Write, Maskless Lithography

“Overlay performance of MAPPER’s FLX-1200”

Paper 10144-22

5:10-5:30 pm

Feb. 28

Convention Center 210B

 

Session 6: DSA Process and Integration

“Advanced surface affinity control for DSA contact hole shrink”

Paper 10144-23

8:50-9:10 am 
March 1

Convention Center 220C

 

Session 11: DSA Novel Materials

“A track process for solvent annealing of high-? BCPs” 

Paper 10146-31
Time: 2:30-2:50 pm

March 1

Convention Center 220C

 

Session PSTue

6:00-8:00 pm
Feb. 28
Convention Center Hall 2

 

  • “DSA Materials In-Film Defectivity Advanced Investigation”
  • “DSA Process Window Extension Via Controlled Atmospheric Conditions Through Accurate Defectivity and Roughness Measurements”
  • “The 300mm Evaluation of a 38nm Period Lamellar PS-b-PMMA for L/S Applications with Graphoepitaxy”
  • “Rules-Based Correction Strategies Setup on Sub-Micrometer Line and Space Patterns for 200mm Wafer Scale SmartNILTM Process within an Integration Process Flow”

About Leti

Leti, a technology research institute at CEA Tech, is a global leader in miniaturization technologies enabling smart, energy-efficient and secure solutions for industry. Founded in 1967, Leti pioneers micro-& nanotechnologies, tailoring differentiating applicative solutions for global companies, SMEs and startups. Leti tackles critical challenges in healthcare, energy and digital migration. From sensors to data processing and computing solutions, Leti’s multidisciplinary teams deliver solid expertise, leveraging world-class pre-industrialization facilities. With a staff of more than 1,900, a portfolio of 2,700 patents, 91,500 sq. ft. of cleanroom space and a clear IP policy, the institute is based in Grenoble, France, and has offices in Silicon Valley and Tokyo. Leti has launched 60 startups and is a member of the Carnot Institutes network. This year, the institute celebrates its 50thanniversary. Follow us on www.leti.fr/en and @CEA_Leti.

CEA Tech is the technology research branch of the French Alternative Energies and Atomic Energy Commission (CEA), a key player in innovative R&D, defense & security, nuclear energy, technological research for industry and fundamental science. In 2015, Thomson Reuters identified CEA as the most innovative research organization in the world.

10 thoughts on “LETI TO PRESENT LATEST R&D RESULTS ON Three Alternatives to EUV and 193nm Lithography at SPIE Meeting in US”

  1. Pingback: pax 3 box
  2. Pingback: friv 2
  3. Pingback: wedding planners
  4. Pingback: bet
  5. Pingback: mold removal
  6. Pingback: must watch
  7. Pingback: try here

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,309 views