industry news
Subscribe Now

Optimized for debugging and testing complex high-end SoCs: PLS’ UDE 4.8 simplifies trace analysis and the evaluation of runtime behavior of embedded systems

Lauta (Germany) / Irvine (US), February 06, 2017 – PLS Programmierbare Logik & Systeme is presenting version 4.8 of its Universal Debug Engine (UDE) for the first time in Hall 4, Booth 310 at embedded world 2017. The UDE 4.8 features a large number of completely new and improved functions for analysis of very large amounts of trace data and for evaluating runtime behavior of real-time operating systems.

Nowadays, thanks to high performance, modern access hardware, such as PLS’ Universal Access Device 3+ (UAD3+) and particularly broadband trace interfaces like Aurora, for high-end SoCs up to 4 GB trace data can easily be recorded. The enhanced trace analysis of the UDE 4.8 now allows developers to search even faster through this very large amount of trace data. The ‘Find all’ function of UDE 4.8 searches not only for single events such as, for example, function entries or accesses to specific memory locations, but also for entire sequences of events in one single search run through the complete dataset. The search results are presented to the user by bookmarks which allow a very easy and comfortable navigation.

Furthermore, the UDE 4.8 has been expanded with a comprehensive call graph analysis for more efficient investigation of runtime behavior. Besides presentation of call hierarchy of functions it also provides developers with valuable profiling information for optimization tasks. Once obtained, the trace data are stored in a databank and can be loaded again from there at any time. Since the actual trace analysis can also be performed offline optionally, usual long occupancy times, for instance, of an expensive Hardware-in-the-loop (HIL) system, can be avoided.

 

Another new feature is the add-in for evaluating runtime behavior of real-time operating systems according to the OSEK (Open Systems and their Interfaces for the Electronics in Motor Vehicles) standard. Alone through the trace-based observation of operating system variables, defined for example by the OSEK Run Time Interface (ORTI), the UDE 4.8 can collect runtime information without instrumentation of the operating system, which would be necessary otherwise. An export function for the Best Trace Format (BTF) simplifies the subsequent evaluation and visualization of the analyzed data using popular task analysis tools. 

For version 4.8 of the Universal Debug Engine (UDE) the documentation of the COM-based automation interface was completely revised. Among other things, additional samples take UDE’s support for various scripting languages into account. The COM interface allows not only controlling UDE completely by scripts and setting up automated test runs, it is also intended to enable a close tool coupling of third-party tools and thus as an efficient, robust and rapid access to the target.

Besides the UDE 4.8 user interface, which is specifically tailored for efficient and user-friendly multicore debugging, there is also an own perspective for the Eclipse development environment available, that provides the complete cross-debugger functionality as well.

The UDE 4.8 features full support of various up-to-date, high-end multicore microcontrollers including AURIX TC39 from Infineon, Renesas RH850 family or the latest devices of the STMicroelectronics SPC58NE product line.

PLS Programmierbare Logik & Systeme GmbH 

PLS Programierbare Logik & Systeme GmbH, based in Lauta, Germany, was founded in 1990. Since then, with its innovative test and development tools, the company has demonstrated its position as an international technology leader in the field of debuggers, emulators and trace solutions for embedded systems. The modular and flexible software architecture of PLS’s Universal Debug Engine (UDE) guarantees optimal conditions for debugging SoC-based systems. For example, with the intelligent use of modern on-chip debug and trace units, valuable functions such as profiling and code coverage are available for system optimization and test. PLS’s Universal Access Device product family (UAD2/UAD3+) complete the full featured debug solution with an efficient and high-speed target access with transfer rates of up to 3.5 MBytes/s and a flexible adapter concept supporting a wide range of different target interfaces. The leading edge UDE/UAD debugging infrastructure offers entirely new dimensions for fast and flexible access to multi-core systems with the support of important architectures such as AURIX/TriCore, Power Architecture, Cortex/ARM, XC2000/XE166 as well as simulation platforms of different vendors. For further information about the company, please visit www.pls mc.com.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Audio Design for Augmented and Virtual Reality (AR/VR) Glasses
Open ear audio can be beneficial to a host of different applications including virtual reality headsets, smart glasses, and sports and fitness designs. In this episode of Chalk Talk, Amelia Dalton and Ryan Boyle from Analog Devices explore the what, where, and how of open ear audio. We also investigate the solutions that Analog Devices has for open ear audio applications and how you can design open ear audio into your next application. 
Jan 23, 2024
12,637 views