industry news
Subscribe Now

TSMC Collaborates With Mentor Graphics, Enabling Design and Verification Tools for New InFO Technology Variants

WILSONVILLE, Ore., Jan. 11, 2017—Mentor Graphics Corp. (NASDAQ: MENT) today announced that TSMC has extended its collaboration with Mentor Graphics on the Xpedition® Enterprise platform in conjunction with the Calibre® platform for the design and verification of TSMC’s InFO (Integrated Fan-Out) packaging technology for multi-chip and chip-DRAM integration applications. Mentor developed new Xpedition functionality specifically to support InFO and enable the IC package designer to complete design tasks to TSMC specification. By leveraging the capabilities of both the Calibre and HyperLynx® technologies, the new Xpedition functionality minimizes the designer effort and design rule checking (DRC) cycles required to achieve a DRC-clean InFO GDS file.

“TSMC’s InFO packaging supports diverse industry needs,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “An InFO solution based upon package tools such as the Xpedition Enterprise and sign-off Calibre platforms from Mentor Graphics helps our customers meet their time-to-market goals.” 

The Mentor Graphics Xpedition Enterprise platform is a broadly used design flow for PCB, IC package, and multi-board system-level design, from architecture authoring through implementation to manufacturing execution. The integration of the Xpedition Enterprise platform for design with the HyperLynx tool suite and industry-leading Calibre platform for analysis and verification provides a wide range of advantages to designers implementing InFO designs:

  • Xpedition generates InFO layouts meeting TSMC design rule requirements;
  • Streamlined in-design InFO-specific manufacturing verification using HyperLynx DRC expedites time to closure, reducing DRC iterations during the design stage;
  • Calibre DRC, LVS, and 3DSTACK solutions provide sign-off-level die and InFO package DRC and layout vs. schematic (LVS) inter-die connectivity verification to ensure TSMC-required accuracy and a DRC-clean GDS to improve first-time success rates;
  • Direct highlighting and cross-probing of Calibre tools into packaging design cockpit results reduces time to foundry-ready signoff;
  • Integration to thermal analysis and thermally-aware post-layout simulation flows provides early identification of potential heat issues;
  • System-level signal path tracing, extraction, simulation, and netlist export ensures complete InFO package signal integrity.

“This collaboration builds on and expands Mentor’s initial support for TSMC’s InFO packaging technology,” said A.J. Incorvaia, vice-president and general manager of the Mentor Graphics Board Systems Division. “The ongoing collaboration between TSMC and Mentor Graphics ensures that new variants of InFO technologies can be readily assimilated into design portfolios, enabling design companies to expand their product offerings with confidence in their design performance and market schedules.”

“Companies implementing TSMC’s InFO designs are looking for an integrated solution that supports the unique implementation and verification needs of InFO package designs at a foundry sign-off level,” said Joe Sawicki, vice president and general manager of the Mentor Graphics Design to Silicon Division. “The combination of the Xpedition Enterprise platform with Calibre toolsets provides our mutual customers with a unified design and verification environment that produces foundry sign-off-clean InFO designs.”

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

Leave a Reply

featured blogs
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Reliable Connections for Rugged Handling
Sponsored by Mouser Electronics and Amphenol
Materials handling is a growing market for electronic designs. In this episode of Chalk Talk, Amelia Dalton and Jordan Grupe from Amphenol Industrial explore the variety of connectivity solutions that Amphenol Industrial offers for materials handling designs. They also examine the DIN charging solutions that Amphenol Industrial offers and the specific applications where these connectors can be a great fit.
Dec 5, 2023
17,776 views